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Abstract 
Communication systems are an ever more essential component of our modern global society. 
Mobile communications systems are still in a state of rapid advancement and growth. 
Technology is constantly evolving at a rapid pace in ever more diverse areas and the 
emerging mobile multimedia based communication systems offer new challenges for both 
current and future technologies. 
To realise the full potential of mobile multimedia communication systems there is a need 
to explore new options to solve some of the fundamental problems facing the technology. 
In particular, the complexity of such a system within an infrastructure framework that 
is inherently limited by its power sources and has very restricted transmission bandwidth 
demands new methodologies and approaches. 
This thesis investigates the limitations of mobile multimedia terminal unit systems, 
explores the technological options, and offers a novel approach to solving some of these 
problems. The thrust of the research stems from the realisation that modern "off-the-shelf'' 
semiconductor manufacturing processes are capable of fabricating useful imaging arrays us-
ing silicon photo-detectors. In-situ processing is possible by coupling each photo-element 
of these imagers with various digital processing elements. This creates a structure which 
comprises a large array of parallel processors. This "massively parallel" array defined by 
the resolution of the imaging device, means that for every photo-element there is a cor-
responding associated processing capability. As there are a larger number of processors, 
each processor has a limited area, and is able to accommodate only a small number of pro-
cessing elements. A custom architecture is developed utilising advancements in technology 
and novel design work in order for this array of independent processors to be able to fulfil 
the requirements for mobile multimedia communications. The possibility of putting liquid 
crystal on the surface of the device, for means of displaying a received image, is explored 
and technological considerations addressed. 
In this thesis, an architecture is identified and defined that is capable of taking an 
image from the capture array and processing this data so that the representative data that 
is to be sent via a limited communication channel is adequate for multimedia transmission. 
To achieve the desired bit rate, simple motion estimation is required and the architecture 
is developed to take the image, apply motion estimation, compress it and encode it for a 
target bit rate. The architecture is also able to receive a data stream and recreate, as well as 
vii 
also possibly display, the received image sequence. The final process implemented is based 
on frame differencing, followed by a simple wavelet transform and a self-classifying zero-
tree entropy codec, which achieves results that compare well with other coding schemes 
for multimedia communications applications. With the addition of control mechanisms, 
the architecture is also capable of performing the inverse transform, as the compression 
scheme is functionally similar in both directions, and the processing components can be 
effectively reused. 
Mapping the algorithm to a massively parallel architecture means that compromises 
have to be made to realise an optimum solution. A target image size of 176 x 144 pixel 
elements is set based on the QCIF standard. Current fabrication yields for devices that 
are greater than 15mm x 15mm are poor, and so each pixel only has a limited area due to 
the large number of processors on a single chip. Therefore the design of the components 
that comprise the necessary processing is fully customised to optimise their footprint and 
maintain desired performance. Realising a processor that is capable of performing the 
necessary operations in the limited pixel area has only recently become possible as deep 
sub-micron (::;0.25µm) technologies emerge and mature. 
Some of the significant gains in this design paradigm include the fact that as there are 
so many parallel processing elements the clocking speed can be dramatically reduced, and 
the massively parallel architecture provides for functional speeds for real time processing in 
the order of lOOkHz. Also, due to the low switching speed, power consumption performance 
is significantly improved, however the many switching elements have to be accounted for 
in the power distribution design. Further improvements in the power performance of the 
device is achieved by disabling large portions of the array that are not being used during 
sections of the hierarchical image compression algorithm. 
The limitations of the design include the issue of moving the data off the array for 
transmission, as well as getting the data from a remote device onto the array for processing 
the received information. These are overcome by using a second higher rate clock along 
with buffer arrays to facilitate data movement into and out of the array. 
This pixel based architecture requires exploration into solutions for the implementation 
of the analog to digital converter (ADC), as well as area efficient primitives in order to 
produce an architecture realisable within the area constraints. Investigation into v-mos 
(Neuron based MOS) based structures is extensive and several novel designs, both for the 
ADC and logical structures, are identified. A device is fabricated that consisted of various 
v-mos test structures in 2µm technology, however, the final prototype is implemented using 
improved CMOS based designs with improved area efficiency. This approach is chosen due 
to current technological issues with scaling v-mos type structures to the 0.25µm level. 
Separate work investigates the various CMOS based ADC's, several of which are designed 
and tested. 
viii 
Extensive behavioural and structural simulations are performed to confirm the func-
tional operation of the design. Two 32 x 32 pixel element prototypes are designed 1 , im-
plemented and fabricated, using a 0.25µm technology. One consists of the photo-detection 
and variations of Analogue to Digital converters with the exclusion of the processing com-
ponents. The second consists of the processing components, leaving the area allocated 
for the photo-detector and ADC empty. In each design the pixel measures 80µm x 80µm 
including 5µm on either side for inter-pixel routing and global signalling. The reason for 
the separate designs is to isolate the systems for testing purposes, and there is little reason 
not to as the fabrication requires a minimum area in which both designs would fit. 
The fabricated designs are tested and several design issues as well as areas for review 
are identified. Basic operation of the processing component of the pixel is confirmed, as 
well as confirmation of the low power consumption merits of the design. 
The author's contribution to this work focuses on the development of new area- and 
power-efficient architectures, based on a massively parallel design for use in a mobile mul-
timedia communication device capable of receiving and transmitting a compressed multi-
media data stream. 
1 One with 0.5 million transistors, the other with 1 million transistors. 
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Chapter 1 
An Integrated Technology for 
Multimedia Communications 
Communications is important. Communication makes the society of today function; with-
out it our ability to function as a global community would cease. Modern communications 
has evolved from the tapping of a Morse key, to the portable mobile phone the size of 
a matchbox (and shrinking). We have essentially moved from the world of "<lits" and 
"dahs" to high-quality speech. At the mobile level, consumer level products to provide 
bi-directional interactive video communication have now been made possible by utilising 
miniature cameras coupled with good quality colour LCD screens and low power micropro-
cessors. It has been a challenging process and the recently emerging CMOS based imaging 
devices have brought the camera devices down in both size and cost. Advances in device 
fabrication have reduced the power consumption significantly. Development in battery 
technologies, although not as substantial as the power reduction gains, have also made a 
contribution. 
Encompassed in all of this has been the digital revolution. We have made incredible 
technological strides in areas such as highly multiplexed data paths, and the huge advances 
in speech compression schemes which have taken the humble voice and multiplexed it with 
many multiple others and permitted telephony to become a commodity item. 
Enter the world of video. The area of mobile multimedia communications, depicted 
and romanticised often by science fiction including the watch used by Dick Tracy, is well 
on the road to becoming a reality. In the process of this development, technologies have 
had to be stretched, remodelled, and revolutionised in order to achieve these aims. Current 
mobile data paths are highly limited, due to the large-scale expansion and use of mobile 
communication methods. One only has to look at the booming cellular market to realise 
that the future of communications is in fact mobile. There have also been significant 
developments in the area of video compression techniques, improving the video quality on 
these limited data paths. Although there have been significant advances, there is still a 
lack of systems that integrate audio and video in a single, compact, very low power device. 
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Main-stream research looks at putting the various components required for realising 
such a communicator into specific blocks. There is the image-capture component, for which 
Charge Coupled Devices ( CCD) are a popular current technology and CMOS sensors are 
also making significant headway in video recording and camera equipment. Then a means 
of processing the captured video stream and compressing it sufficiently for the limited data 
path is usually realised with an intensive Digital Signal Processor (DSP). An incoming data 
stream needs to be reconstructed, and finally a display device, usually a Liquid Crystal 
Display (LCD) of some variety. In essence the final solution consists of a number of 
independent blocks each defined by the specific task that they fulfil in a mobile multimedia 
communicator. 
This research however will focus on a solution that is by far more integrated than the 
solution described above. The technology has some significant barriers which complicate 
the process of integrating the systems, but these are all addressed and potential solutions 
detailed. 
Many different components need to be researched in order to realise the integrated 
solution. These include the image capture and front end to the device, the necessary 
constructs required to compress the data sufficiently into the limited bandwidth stream 
and finally the architectural limitations that need to be met in order to realise this within 
current fabrication processes1 . 
1.1 The Mobile Multimedia Paradigm 
The hand-held computers that are emerging are becoming more and more capable day 
by day. Many of the proposed communication solutions, limited only by the imagination 
of engineers and scientists, have led to technology emerging that enabled many services 
to be integrated into the solution device. Much has happened in the last ten years. The 
merger of mobile communications has meant that the dispersal of mobile phones has almost 
reached universal saturation2 . 
The need for value added services has taken some interesting turns. The much over-
looked (by the carriers) Short Message Service (SMS) has come back to be one of the largest 
used services in mobile phones. Mobile email and web services are becoming established 
and the video teleconferencing solution is now beginning to emerge and mature, although 
this has been slow due to a number of reasons. Firstly is the perceived need; as "nice" 
as video phone technology may seem, it is not essential to adequate information exchange 
and there is some consumer wariness particularly in the area of privacy(!]. Secondly, the 
1 Current minimal commercial technology is at 90 nm. The devices fabricated in this thesis are at 0.25 
µm, so improved resolution may be possible were it not for the reducing power supplies which will cause 
problems with current Liquid Crystal materials. 
2 Particularly so where there is limited fixed infrastructure and regulation has not stifled 
development. Some third world countries have deployed mobile technology as the primary 
telecommunications mechanism for much of the rural sector. Somalia is a interesting example 
[http://news.bbc.co.uk/1/hi/world/africa/4020259.stm]. 
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technological issues with implementing video communications are non-trivial, especially 
with the integration of systems. Available video phones on the market are larger than the 
non-video counterparts, and still have a number of limitations. 
Appropriate image compression, available bandwidth, versatility, added bulk and power 
requirements are all significant hurdles. However, this has not prevented the technology 
from substantial development, and it is now becoming available to the mass market. How-
ever the conventional solution still includes separation of the camera, processing and dis-
play components and current mobile video conversations are quite limited in terms of image 
quality and video rate. 
The objective here, is that a device that is capable of capturing a real-time image 
stream, coupled with an efficient processing device, while concurrently displaying an image 
stream from a remote terminal unit is designed and integrated into a single chip device. 
The concepts that are going to be explored in-depth include the technologies needed for 
this device along with development of novel architectures and designs that make these 
suitable for very low power image capture, real-time efficient coding and compression with 
integrated display technologies. The precept is to keep the system simple, while achiev-
ing the best possible image compression and system integration given the preference of 
architecture design and reduced power goals. 
1.2 The scope of this work 
This thesis documents the development of a novel system designed for multimedia commu-
nication. The major areas of this work involve examination of the required technologies 
and their application to this device. The photo-response devices, how they may be imple-
mented and integrated and the efficiency of the various approaches is studied. Conversion 
of the 'light energy' into a digital representation is achieved through the use of an Analogue 
to Digital Converter, the design of which is examined. 
Neuron-MOS technology, which has the potential to simplify the design due to its 
multi-gate architecture, is analysed and a test device with various Neuron-MOS structures 
including basic primitives and functional Analogue to Digital Converters is fabricated. 
The unique approach taken to the device in this work includes the use of a massively 
parallel array of processors each of which has a sensor and converter. Important to this 
process is a selection of coding schemes that is effective, amenable to implementation in 
this architecture and easy to design, create and control. 
A test-array of photo-detectors with several permutations of Analogue to Digital Con-
verters is manufactured to show the dynamic range, efficiency and fixed pattern noise 
limitations of embedded sensors and converters. Simultaneously, an array of processing 
elements for the express purpose of testing coder and compression systems in terms of 
functionality and power performance is also fabricated and functional testing performed. 
All these designs are novel and fully custom to enable the devices to fit within the limited 
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area available. 
A subsequent device which involved a photo-detector array with a novel Analogue to 
Digital converter utilising current mirror techniques was fabricated and tested. 
Display technologies are scrutinised with an emphasis on integration, and possible novel 
solutions to the challenges and difficulties are explored. 
1.3 Organisation of this document 
This document begins with a review of basic image coding techniques with special atten-
tion on multimedia communication applications. A review of lossy vs non-lossy, block vs 
non-block based transforms, several types of transforms and simple motion compensation 
techniques is completed in the chapter 2 on page 7. 
The Intelligent Pixel and its application are then examined highlighting the basic prin-
ciples and the various technologies that are required to make it work in chapter 3 on 
page 31. An architecture is also proposed and the process of implementing an appropriate 
image coding method utilising the Intelligent Pixel schema is also discussed in this chapter. 
Several technology options for implementation were proposed and these were examined 
with emphasis on methods to provide systems with a significantly reduced area. One such 
potential technology is 11-MOS, and this is discussed, circuits developed and the limitations 
explored in chapter 4 on page 55. 
A stance on implementation is taken and in light of a technology approach choice, the 
various component of the design are designed, tested and size and power issues discussed 
in Chapter 5 on page 71. 
The various design elements are put together in the prototype design and the mecha-
nisms for control and operation of the array are detailed in chapter 6 on page 99. 
The prototype is fabricated and tested with the performance and results discussed in 
chapter 7 on page 129, followed by a summary and conclusion. 
1.4 Statement of Original Contribution 
The author's contribution to this work focuses on the research and subsequent development 
of new area- and power-efficient architectures specifically for use in the massively parallel 
image processor. This work included investigation of a number of different technologies 
including 11-mos and conventional CMOS, leading to the design, simulation and layout of 
each of the fundamental components of the array processor. The performance specifications 
were researched and defined and suitable architectures designed accordingly. 
These components were used to develop the prototype image processor, which was laid 
out using full custom design tools by the author and further simulation and verification 
was then carried out. 
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A complete test regime including the test structures and system functionality was 
designed and implemented by the author using both a custom test bed and the HP93000 
tester. These tests were able to verify that the prototype device performed to specification 
as well as identifying areas of research needed for future iterations of the design. 
The device's applicability to the mobile multimedia market was highlighted as well as 
identifying other areas of potential usage. 
1.5 Conclusion 
This document will examine the processes and steps required to implement a Massively 
Parallel Image Processor utilising an architectural paradigm that includes a limited pro-
cessing device coupled with each sensor [photo-detector]. The challenges include discovery 
of an appropriate codec that can be achieved with this array device as well as the technol-
ogy limitations placed upon such an algorithm. The design of the primitives are explored 
and characterised and several prototype devices are fabricated and tested. 
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Chapter 2 
Image Coding for Multimedia 
Communication 
As the prospect of greater data throughput in mobile communication systems realises 
the possibility of more than just basic voice communication, there is an increased focus 
on the methods and implementation of video coding standards in order to make mobile 
multimedia communication a reality. There are now a number of developed standards, 
including ITU-T, H.261, H.263 [ITU-T, 1990 and 1995) [1, 2) teleconferencing standards as 
well as the ISO/IEC MPEG [MPEG, 1993 and 1994) [3] set of standards for digital video 
media. 
These standards all deploy methods for compression by exploiting spatially redundant 
information in the images and temporally coupled information in the image sequence. 
Fundamentally, the type of information being transmitted for video playback has a high 
degree of redundancy, due to the nature of the data. Images are tightly correlated from 
one image to another with the exception of scene changes in theatrical productions, as 
well as having a high degree of spatial information that can be considered statistically or 
psycho-visually redundant. 
2.1 Lossless and Lossy encoding 
Lossless encoding implies that the reconstructed image can be a perfect representation of 
the original. Lossless codecs ensure that all the pixel information is perfectly reproducible. 
Although there may be a large degree of redundant information in some images, by 
representing the data in a reduced format the ability to reconstruct the original image in an 
exact representation is not removed. Basic run length coding or even more complex entropy 
encoding methodology are examples of techniques that produce lossless reconstruction 
capability while achieving reduced data image representation. 
However, for the most part, the order or magnitude of compression achieved by lossless 
techniques is insufficient for video coding technologies as the data portions are still too large 
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to be feasibly used by the limited bandwidth transmission medium. In order to achieve 
higher compression rates, lossy compression schemes must be utilised. Images have a high 
degree of information which can be deemed irrelevant [4]. Lossy image compression schemes 
not only eliminate the redundancy in an image but also reduce the amount of 'irrelevant' 
information. However a reconstructed image when numerically compared to the original is 
only an approximation and is not identical. However as far as the observer is concerned, 
this image still retains the necessary information to represent the original. Essentially, it is 
through the exploitation of psycho-visually redundant information that this compression 
is achieved. 
2.1.1 Visual performance 
In order to compare the performance of a particular lossy image transform scheme, some 
measure of the 'originality' or the 'likeness' of the reconstructed image, relative to its 
source, is required. The standard quantifiable measure is the Peak Signal to Noise Ratio 
(PSNR). The PSNR is defined to be the normalised root mean squared error (RMSE), 
measured in decibels, where the RMSE is defined as 
(2.1) 
where R(i,j)are the elements of the reconstructed image and O(i,j)are the elements of 
the original image. The PSNR, in decibels ( dB) is then defined by 
(
2n -1) 
PSNR = 20 x log RMSE (2.2) 
where n is the bit resolution of the data points; thus the top line represents a maximal 
value. The PSNR typically ranges from 20dB to 80dB. Actual values are not necessarily 
meaningful, but comparatively they are indicative of quality. The MPEG group in deciding 
on an optimal coding scheme used an informal 0.5dB threshold as it was deemed a minimal 
value for visible improvement. A scheme would be considered better if it had a PSNR 
greater than 0.5dB over another. 
It is important to note that the PSNR is by no means a qualitative measurement. It 
can easily be affected by localisation artifacts that are not necessarily visible, scaling can 
also lend itself to poor PSNR performance but little visible effect. PSNR can really only 
be used as a comparative measurement between alike mechanisms. Subjective measure-
ments would lend themselves to better comparative solutions, but are difficult to quantify 
in a meaningful manner. Hence the general use of the PSNR as a visual performance 
measurement tool. 
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Figure 2.1: Model of a compression system for image data 
2.2 Modelling Strategy 
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A system whereby image data is compressed and transmitted has a number of component 
blocks. The encoder has the task of taking an input image and, after removal ofredundancy, 
represents this data in a manner that can then be transmitted over some channel. This 
received data system, is then interpreted by the decoder, which then reassembles the image 
at the receiver end of the system. This decoded image may or may not be an exact replica 
of the input image depending on whether a lossless or lossy compression technique was 
utilised. 
The system block described at the encoder can be looked at from two functional com-
ponents, namely the source encoder and the channel encoder. The source encoder derives 
the compressed image representation, whereas the channel encoder packages the data to 
ensure optimum performance from the channel when transmitting the coded information. 
Generally, the source encoder reduces the quantity of data, eliminating redundancies and 
removing excess information, while the channel encoder, for the most part , adds redun-
dancy to function reliably in a noisy channel. However this added information is tailored to 
the channel specific capacity and provides an overall improvement in system performance. 
The source encoder defines its functionality by the limitations imposed by the required 
image quality at the receiver. 
2.3 Motion Compensation 
Adjacent frame similarities can be exploited to reduce data transmission requirements. 
There are many differing approaches to solving this problem, some simple like frame differ-
encing, and some complex, like block search algorithms [5, 6]. However, even the most basic 
of approaches can significantly reduce the data throughput requirement, especially when 
looking at mobile communication applications which mostly involve the "talking head". 
The data dependency on one frame to the next can also have drawbacks, especially in a 
non-ideal transmission environment. The data dependencies also can carry forward any 
induced errors, and need to be compensated for. 
Short of complex data redundancy algorithms , that are able to correct for all but the 
most devastating of transmission problems, the most basic forms of compensation is to 
send a complete, independent frame , periodically refreshing the base frame. 
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Any motion compensation scheme requires the storage of the previous frame infor-
mation, and will add to the complexity of implementation. The level to which motion 
compensation is extrapolated, i.e. whether it includes more than one previous and/ or 
future frame, will also define the complexity. 
2.3.1 Frame Differencing 
For each pixel the relative difference between the current value and the value of the same 
pixel in the previous frame is calculated. In most cases the dynamic range of this variable 
is much less than the dynamic range of the pixel value, and can be encoded more coarsely. 
The number of bits representing the difference frame can be subsequently reduced, espe-
cially when combined with wavelet and zero-tree encoding [7]. It is important to replicate 
this process at the transmitting end to ensure that quantisation effects are duplicated iden-
tically, and thus the implementation complexity is more than the calculation of the frame 
difference, but also the frame reconstruction. It is well known that although effective and 
easy to implement, frame differencing is not the most efficient solution. 
2.3.2 Block Searching Algorithms 
A more efficient method is to take a block of the previous image and try to identify this 
block in the current frame, and describe the new block as a function of the old block using 
a vector defining its new position. This approach assumes that the image is likely to be 
moving uniformly from one position to another. The description of the new block is often 
a simple difference block similar to the approach in the previous section, but at a localised 
scale. 
The complexity of this approach is in the requirements of searching in a localised area 
to determine the best matching block from a previous frame to the current frame. The 
region in which this frame is limited to search and how to determine a best match is the 
subject of much research [8, 9]. 
2.4 Block based transforms 
Many Eigen-analysis [10] based transforms increase in computational complexity by orders 
of magnitude as the size of the image sample increases. Simple image transforms can be 
done as a whole, but for reasonable image sizes, these methodologies can be computation-
ally prohibitive, especially for real-time applications. In order to reduce the computation 
load for real-time applications, many compression techniques reduce the problem by seg-
menting the image into blocks. These blocks are generally non-overlapping and are typically 
8 by 8 or 16 by 16 pixels in dimension. Due to the quantisation of the coefficients in this 
transform, the boundary between blocks can be quite visible. These become apparent in 
the reconstructed images as a sharp contrast between border pixels in adjoining blocks, 
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and are clearly visible. These 'blocking artifacts' can pose a significant visual disturbance, 
far greater than any actual decline in fidelity. Blocking artifacts become more and more 
apparent as the compression ratio increases 
2.5 Discrete Cosine 'Iransform 
The Discrete Cosine Transform (DCT) [11, 12] is a Fourier related transform much like the 
Discrete Fourier Transform (DFT), but it only includes the real component. The DCT is 
a linear, invertible function with an even symmetry. 
The DCT of a discrete signal f(n), n = 0, 1, ... , N - 1 is defined as: 
(2 N-1 
F(u) = V RA(n) L cos(;; (2n + 1)) f(n) 
i=O 
(2.3) 
where A(u) = ~ for n = 0 and 1 otherwise. 
Two dimensions are handled by applying the one dimensional transform sequentially 
to the rows then the columns; in effect a vertical transform of the horizontal transform, 
and is characterised by the function: 
{2 (2N-1M-1 
F(u, v) = V RV~ L L A(i)A(j) cos [;; (2i + 1)] cos [271"; (2j + 1)] f(i,j) (2.4) 
i=O j=O 
A property of the DCT is that it is able to 'compact' the 'energy' of the incident data 
which localises the pertinent information and can thus be 'mined'. By emphasising regions 
of importance in the DCT domain and reducing and/ or negating areas of minimal energy, 
spatial redundancies can be exploited reducing the information content while minimising 
the visual impact on an image. 
The inverse DCT is computed similarly with 
{2 N-1 
f(i) = V RA(i) L cos(;; (2i + 1)) F(u) 
i=O 
(2.5) 
and for two dimensions, 
{2 (2N-1M-1 
f(i,j) = V RV ML L A(i)A(j)cos [;; (2i + 1)] cos [271"; (2j + 1)] F(u,v) (2.6) 
i=O j=O 
To effectively perform a DCT without stretching the computational requirements, as 
each point requires every other point in the vicinity to compute its coefficient, a method of 
dividing the image up into reasonable segments is required. This 'block' based approach 
is a compromise between a whole image calculation ( which for large images could become 
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problematic) and the visual impact 'blocking' the image will have. The solutions to the 
block boundary problem are many, including overlapping block definitions and boundary 
filtering. Neither of these are ideal, but provide an acceptable solution to the block bound-
ary problem. Also, the magnitude to which the blocks are divided also has an impact in 
the visual performance. Never the less, the complete data set in a block is used to calculate 
each coefficient in the block, of which there are an equal number. 
2.6 Whole image transforms 
The best solution to solving the 'blocking artifact' problem in image compression is to 
avoid blocks altogether. Several schemes have been devised that consider the image as a 
whole and these attempt to tackle the problem associated with the Eigen-analysis type 
solution. One such technique that has received much attention and research is the wavelet 
transform. The reasons for its suitability are due to it being good at reproducing stationary 
image signals and its ability to adapt to human visual characteristics. 
2. 7 The Wavelet Transform 
Unlike many other compression schemes which make use of redundancies in the frequency 
domain, the wavelet transform also exploits spacial domain redundancy. Figure 2.2 on the 
following page demonstrates this time and frequency domain characteristic of the wavelet 
transform. In the time domain, there is no frequency localisation and in the frequency 
domain there is no time localisation. By using wavelets, a hybrid time-frequency system 
provides both time and frequency localisation. The wavelet transform essentially isolates 
the spacial components in defined frequency sub-bands. Essentially, this is filtering the high 
and low frequency components spatially. The definition of the filters (wavelet function) 
greatly determines the efficiency of the transform and there are several hybrids of varying 
complexity that have been developed and studied. Generally, however, the more efficient 
the transform the more complex it is to implement. Wavelets are useful because as you 
remove the higher frequencies, you still retain the base information and the image you have 
is a lower resolution form of the original image. If you perform a true frequency transform, 
the image loses all semblance to the original very rapidly. Wavelets are a hierarchy of local 
fits and retain time localisation information, whereas Fourier or polynomial functions are 
generally global 'fits' [13]. 
2.7.1 The Basic Transform Step 
The Basic Block in a wavelet transform [14] is a filter bank comprised of two filters. A high 
pass (h) and a low pass (g) filter operate on a discrete signal Sand is then down-sampled. 
The result is a high-pass filtered and low-pass filtered signal each containing half as much 
information as the original signal. The reconstruction is achieved by up-sampling the high 
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Figure 2.2: Resolutions in the Time, Frequency and Wavelet domains. 
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Figure 2.3: Wavelet Filter Bank 
and low pass signals by interspersing zeros in the data, and then passing the signals through 
filters g and h, and combining the results by addition. For perfect reconstruction, a system 
would look like that described in Figure 2.3 
The filters g,h, g and hare called wavelet filters if they meet certain criteria. The filters 
g and h are the "dual filters" of g and h respectively. 
2.7.2 Wavelet and Scaling Functions 
The wavelet filters g and h uniquely define a (primal) wavelet function '1/;(x) and a (primal) 
scaling function (f)(x). The shape of these functions can be found by applying an impulse 
signal , up-sampling and filtering iteratively until some convergence is reached. The discrete 
impulse function is defined by a signal set of all zeros with the exception of one sample. 
The filters g and h define the dual wavelet function ;f(x) and scaling function cp(x). 
If the filters g and g, and h and h are equal to each other, then the primal and dual 
wavelet and scaling functions are also equal. This case defines the orthogonal wavelets. If 
the filters are not equal, then the filters are bi-orthogonal wavelets. 
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Figure 2.4: 2 Stage Wavelet Filter Bank 
2.7.3 Sub Band Coding 
The analysing filter can be subsequently applied to both the low pass filtered (LP) and 
high pass filtered (HP) sub-sampled data sets. So long as the filters g,h, g and hare "dual 
filters" perfect reconstruction can be obtained at each stage. Figure 2.4 demonstrates this 
capacity. This sub-band nature of the filtering process has far reaching implications as 
improved encoding performance can be achieved by performing multiple sub-band decom-
positions, however this needs to be practically limited as efficiency gains diminish after 
several iterations. Limiting the number of decompositions to between three and five scales 
provides a good balance between complexity and performance [15]. 
Of greater importance is the fact that only the low frequency component needs to 
be decomposed into further Low and High Pass segments. There is minimal gain in de-
composing the high frequency component as there is generally much less energy in that 
area. 
The spatial nature of the decomposition, such that the Low Scales are sub-sampled 
versions of the data, has applications to multiple resolution abilities of the encoder. This 
is discussed further in section 2.8.1 on page 19. 
2.7.4 The Wavelet Transform 
The scaling function cp(x) and the wavelet function 1/J(x) and their conjugates cp(x) and~ 
are defined by the following equations 
1 X +oo 
-cp (-) = '°' hkcp (x - k) 
y'2 2 k;:'oo 
(2.7) 
1 X +oo 
-1/J (-) = L 9k'I/J (x - k) 
v'2 2 k=-00 
(2.8) 
(2.9) 
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1 - X +co -
-vi(-)= I: 9kV' (x - k) 
y'2 2 k=-oo 
(2.10) 
2. 7 .5 Wavelet Families 
There are different types of wavelet families whose qualities vary according to several 
criteria [16). The main criteria are: 
• The support of v,, ; (and cp, cp): the speed of convergence to O of these functions 
(v,(t) or ;(w)) when the time tor the frequency w goes to infinity, which quantifies 
both time and frequency localisations 
• The symmetry, which is useful in avoiding dephasing in image processing 
• The number of vanishing moments1 for v, or for </> (if it exists), which is useful for 
compression purposes 
• The regularity, which is useful for getting nice features, like smoothness of the re-
constructed signal or image, and for the estimated function in nonlinear regression 
analysis 
These are associated with two properties that allow fast algorithm and space-saving coding: 
• The existence of a scaling function cp 
• The orthogonality or the bi-orthogonality of the resulting analysis 
Non-Integer Wavelet Families 
Bi-orthogonal Cohen-Daubechies-Feauveau wavelets This family have some inter-
esting properties [17): 
• The scaling function cp(x) is always symmetric. 
1 A wavelet has m vanishing moments if and only if its scaling function can generate polynomials of 
degree smaller than or equal to m. While this property is used to describe the approximating power of 
scaling functions, in the wavelet case it has a "dual" usage, e.g. the possibility to characterise the order of 
isolated singularities. 
The number of vanishing moments is entirely determined by the coefficients h[n] of the filter h which is 
featured in the scaling equation. 
If the Fourier transform of the wavelet is p continuously differentiable, then the three following conditions 
are equivalent: 
- the wavelet y has p vanishing moments 
- the scaling function j can generate polynomials of degree smaller than or equal to p 
- the transfer function of the filter h and its p - 1 first derivatives vanish at w = p. 
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• The wavelet function 1/J(x) is always symmetric or antisymmetric. 
• The wavelet filters are finite. 
• The coefficients of the wavelet filters are of the form ,fn, with z integer and n a 
natural number. 
These wavelets are classified by the number of vanishing moments they have: (n, n) means 
that the primal wavelet 1/J(x) - the synthesising high-pass filter - has n vanishing moments, 
which the dual wavelet ;f (x) - the analysing high-pass filter - has n vanishing moments. 
Common non-integer wavelets filters in use in image compression include the Villasenor 
9-7 filter and the Daubechies 8-tap filter 
Table A.1 in Appendix A.1 on page 152 shows some of the more common non-integer 
wavelets and their coefficients. 
Binary (Integer) Wavelets 
For implementation ease, there is a class of wavelet families where the filter functions 
are defined by simpler number systems. These systems are generally non-optimal, but 
the trade-off between implementation complexity and filter definition is often well worth 
it. Often the performance of these integer wavelet families perform almost as well as the 
more complex families, in terms of compression capability especially in the application of 
image transforms for compression. Hence these families are crucial to reduced hardware 
implementations of wavelet filter functions. 
Haar transform The Haar transform is a the simplest possible wavelet and is discon-
tinuous and resembles the step function. One of the primary benefits is that the inverse 
function is identical to the forward function. it is also simple to implement with the 
transform matrix being represented as }. [ ~ ~ 
1 
] . This is essentially two simple trans-
forms, one being an averaging process, the other a differencing process.The Low pass filter 
is merely an average of the surrounding pixels. The high-pass is a difference between 
adjacent pixels. 
Triangular wavelets The triangular filter [18] although marginally more complex than 
the Haar transform benefits from improved filter performance. In this case the low pass 
filter is a sub-sampled, rather than an average. The high pass is not a complete difference 
between adjacent pixels, but a bi-directional difference biased by one half (i.e. current 
element minus 1/2 the previous and 1/2 the next) 
• Low frequency image coefficients are directly copied from a sub-sampled extrapola-
tion of the image. 
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• High pass only require shifts and summations due to the simple nature of the Wavelet 
coefficients 
• 2-D performed by multiple 1-D transform. 
Wi = - cci21> + Ci - c<it> where i is even. 
Common integer wavelet filters used in image compression are the Villasenor 2-6 binary 
filters, Triangular wavelets and the Haar binary transform. Table A.2 in A.1 on page 152 
shows the coefficients for these integer wavelet functions. 
Two dimensional transforms 
All the discussion on wavelet transforms thus far has been in one dimension. Extrapolating 
to two dimensions is achieved by performing the transform in each dimension separately 
and sequentially. So a full two dimensional image transform can be achieved by first doing 
a one dimensional transform on each row, followed by a one dimensional transform on the 
columns of the resulting coefficients. 
2. 7 .6 Encoding Precision 
Figure 2.5 on the following page demonstrates the ability of a particular wavelet function to 
reconstruct the original data set for a given wavelet coefficient precision. The performance 
of the the more complex filters is worse than the simple filters in image reconstruction, 
primarily due to the non-integer nature of the wavelet coefficients. However spectral energy 
separation is likely to be less efficient with the binary filters and thus a corresponding 
reduced performance in compression efficiency. 
It is important to note that the triangular wavelet function is highly quantised and 
completely orthogonal. This ability of the triangular wavelet to provide perfect recon-
struction of a image given a lower bit resolution lends itself to reduced implementation 
complexity. 
2. 7. 7 Encoding Efficiency 
The 4 sub-band triangular wavelet transform for a simple image is shown in Figure 2.6(a) on 
the next page, and a more complex wavelet (sub 8) transform is illustrated in Figure 2.6(b) on 
the following page. 
The relative inefficiency of the triangular wavelet is clearly demonstrated by the more 
prominent features in the non-baseband sub-bands. The more complex wavelets have im-
proved performance in reducing the information content in the high-frequency sub-bands. 
However, the performance will have to be traded-off against the complexity of implemen-
tation. 
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Once the coefficient data has been reduced, by means of elimination and quantisation, the 
data must then be encoded in order to channel code the data for transmission. 
2.8.1 Scalability (multi-resolution) 
As the coding process utilises a multi-band spectral technique and the data can be pri-
oritised from the coarse resolution through to the higher resolution high frequency bands 
there are several benefits gained. Different appliances with differing resolutions are able to 
quickly re-encode any stored stream to a given quality with out having to re-sample the 
image data and reconstruct the coded data. However, more notably and more applicable 
to this application is the ability of the of this coding method to cope with a truncated bit 
stream. If for reasons of channel capacity or data error, the image information is cut short, 
it is still possible to reconstruct the image albeit at a reduced quality. 
2.8.2 Zero-tree Coding 
In 1993, Shapiro introduced [19], a highly efficient scheme to code coefficients generated 
from a wavelet transform. The scheme exploits the correlation between the scale levels 
that is predominant in the wavelet transform. This hierarchical nature of wavelets mean 
that coefficients in a higher scale are likely to be similar to those in a lower scale, and 
equivalent coefficients in similar spatial position in different frequency bands are also likely 
to be similar. A perturbance in the lower frequency scale is likely to be reflected in the 
coefficients of the higher frequency bands in the equivalent spatial location. Figure 2. 7 on 
the next page shows the inherent relationships between sub-bands. The boundaries of 
the box propagate deep into the high frequency domain in the same spatial configuration 
whereas the gradual shading of the centre box and uniform areas disappear in the higher 
orders. By examining the significance of the coefficients, and creating a structure to identify 
the correlations in the different frequency bands, Shapiro defined what he called Embedded 
Zero-tree Wavelet coding and was the first instance in what has become part of a family 
of zero-tree coding schemes. 
Several years later in 1996, S. A. Martucci and I. Sodagar proposed a variation on 
Shapiro1s Embedded Zero-tree Wavelet (EZW) scheme. The modifications included a 
modified set of symbols and a reduction in computation complexity. It turns out also 
that this modified scheme performs better for constant bit-rate video entropy encoding, 
and is especially suitable for low-bit rate applications. This modified scheme, labelled 
Zero-tree Entropy (ZTE) coding, has been adopted by several standards including texture 
compression in MPEG4 [20]. 
The zero-tree coding is comprised of three components. The first of these is to iden-
tify coefficients that are deemed significant (termed significance identification) followed by 
successive approximation and then significance reordering. 
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Figure 2. 7: Wavelet transform showing propagation of frequency components 
Coefficients at lower scales are highly likely to have corresponding relevant data in 
spatially equivalent locations in a higher scale. If a coefficient in the low frequency is 
considered insignificant, then the corresponding coefficients in the higher frequency scales 
are also highly likely to be insignificant. If this is statistically likely, then it would be 
efficient to encode this whole set of insignificant data by a single symbol structure.By 
coupling the symbol information from one scale to another like this, improved entropy 
performance can be achieved. 
2.8.3 Embedded Zero-tree Wavelet coding 
In previous sections, the time-frequency nature of the wavelet transform was illustrated. 
The spatial content can be described in terms of a frequency based hierarchical tree. In its 
lowest form, an image is subdivided into high and low frequencies. The transform contains 
the image information having been filtered by both horizontal and vertical filters. The 
quadrants in Figure 2. 7 and Figure 2.8 on page 23 represent the various combinations of 
high and low pass in both the vertical and horizontal directions. In order to further filter 
the image, the process is applied again to the LL image, repeating the filtering function. 
The number of applications defines the scale. 
What is important here is that the spatial/frequency correlation is identified. In the 
first scale, for every point in the LL subset, there are equivalent spatially located points 
in the other frequency bands. For the second and subsequent scales, this correlation is 
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also evident. It can be then shown that this correlation can be described by the tree-like 
structure shown in Figure 2.9 on page 23. This tree has three distinct branches, originating 
with the LL band, reaching out through the LH, HL and HH bands to include every point 
in the transform. 
Coefficient Significance 
For bit-plane coding, the initial threshold it set to the bit plane that has a non-zero value. 
This is achieved by determining the largest binary-series value that is less than or equal to 
the maximum value in the coefficient matrix. Equation 2.11 defines this relationship. 
to = 2Llog2(M AX(l,,(x,y)l))J (2.11) 
Where l J denotes the floor or integer part function and , is the coefficient matrix. 
This initial value only defines those coefficients that are significant for that bit plane, 
and only represents a small subset of the wavelet coefficients. The EZW algorithm then 
defines a refinement process which sees that this threshold value is subsequently lowered 
bit-plane by bit-plane identifying more and more significant coefficients in order. Each 
iteration of this refinement process scales the coefficient by a factor of!, until all coefficients 
have been categorised. 
Symbol coding 
For the most part, each coefficient is related to four 'descendant' coefficients. For each 
coefficient in the lowest band (LL), there is a spatially equivalent coefficient in each of the 
LH, HL and HH bands. 
Any particular coefficient can be defined by one of four states 
• POS - A coefficient is significant and positive in value. Children may or may not be 
significant 
• NEG - Where the coefficient is significant and negative. 
• ZTR - the coefficient is insignificant, and all dependant child coefficients are also 
insignificant. 
• IZO - An isolated zero, meaning that the coefficient is not significant, but one or 
more children are deemed significant. 
Successive Approximation Quantisation 
This is the method in which coefficient magnitude quantisation is achieved in a progressive 
manner. As the coefficient identification is defined by a refinement process, so too is the 
quantisation process which sees that the coefficients are initially coarsely quantised and 
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then refined progressively till they match the original. This supplemental process to the 
positional coding is embedded within the EZW algorithm and has a two significant benefits. 
• The decoding of an image can start before the whole stream has been received, 
gradually improving the detail of the image as the stream progresses. 
• The bit rate can easily be controlled simply by only transmitting the number of bits 
that the channel can support. Bit truncation will affect the final quality of the image, 
but given a specific bit budget represents the best available image transmittable. 
2.8.4 Zero-tree Entropy coding 
A derivative to the Embedded Zero-tree Wavelet scheme, which Shapiro's encoding mecha-
nism is now termed, is the Zero-Tree Entropy encoder. The fundamental difference is that 
where the EZW scheme used a successive approach to quantisation, Stephen A. Martucci, 
et al [7], proposed a single external quantisation process instead. This approach, it turns 
out, has improved performance for low-bit rate encoders, with a sacrifice in the flexibility of 
the encoder for multi-resolution systems. Where the previous scheme used multiple passed 
to perform the quantisation, this scheme required a single pass for the coefficients and a 
single pass for the symbols. By hierarchically arranging the coefficients and symbols based 
on their sub-bands, a pseudo multi-resolution scheme can be implemented. 
Sub-band Quantisation 
With the modified ZTE scheme, the definition of the quantisation levels is not an implicit 
process. The quantisation levels are empirically determined biased by some observable 
characteristics. This quantisation "vector" defines the quantisation level for each of the 
sub-band. There are significantly fewer lower frequency coefficients than the higher fre-
quencies. Visual performance is not as adversely affected by increased quantisation in the 
high frequency bands. For these reasons, in general, the lower frequency sub-bands are not 
as heavily quantised as the higher frequency sub-bands. 
Figure 2.8 on the following page shows the quantisation vector for a given sub-band 
decomposition. Common sub-band groups often have identical quantisation and can be 
grouped. The vector is shortened to 
[ Qa Qb Qc Qd ] = [ Ql ( Q2 Q3 Q4 ) ( Q5 Q6 Q7 ) ( Q8 Q9 QlO ) ] 
where Q2 = Q3 = Q4, Q5 = Q6 = Q7 and Q8 = Q9 = QlO. 
The level of quantisation varies depending on the wavelet family being used. However 
it is best to try and use an adaptive approach to selecting the quantisation values. The 
adaptive approach looks at varying the quantisation level in order to meet the available 
bandwidth. It will take the previous image in the sequence and vary the quantisation levels 
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Figure 2.8: Quantisation Vector 
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Figure 2.9: ZTE Dependency Tree 
in order to match the output data rate to the available channel capacity. This iterative 
and continuous approach is relatively simple to implement but does require systems for 
monitoring. 
Encoding 
The spatial relationships of coefficients generated across sub-bands of the wavelet transform 
as described in section 2.8.2 on page 19 allows for the creation of a relationship function 
described by a tree-like structure relating coefficients in lower frequency sub-bands to coef-
ficients in higher frequency sub-bands. After applying the quantisation vector, the parent 
child relationships are then described by this "dependency tree". Figure 2.9 illustrates the 
dependency tree for an 8x8 coefficient matrix generated from a 3-scale wavelet transform 
of an 8x8 image. 
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The benefits of this approach will allow the data to be encoded in a manner that 
exploits the spatial similarity of the data in the sub-bands. For instance, if a coefficient 
is deemed insignificant, there is a strong likelihood, due to the spatial arrangement of the 
data, that its siblings are also likely to be insignificant. A parent to such a set can then 
mask the children as being insignificant allowing for a reduction in the required data to 
encode this set. 
Symbol mapping 
The ZTE algorithm is similar in symbol structure to the EZW algorithm as the hierarchi-
cal structure is preserved. However there are several distinct functional differences that 
changes the symbol definition. The successive quantisation process has been replaced with 
the fixed quantisation vector, thus the symbols are generated in a single pass. As a result, 
the ZTE generates only a single set of symbols, and all coefficients can be categorised using 
one of only 3 symbols. The reduced symbol set has been empirically determined to have 
an improved low-bit rate performance. 
The three symbols required are 
• ZTR - Zero-Tree Root - Coefficients that are not significant and have no significant 
dependants are coded as a Zero-Tree Root. These symbols best affect the bit-budget 
as no coefficient value need be encoded. No dependant symbols are encoded. 
• VZT - Valued Zero-Tree Root - If a coefficient is significant but has no significant 
dependants, then it is encoded as a Valued Zero Tree Root. Moderately good for the 
bit-budget, only the current symbol and the encoded coefficient need be sent. No 
symbols be encoded for any of the dependants. 
• VAL - Value - to be comprehensive, any coefficient that has at least one significant 
dependant is deemed a value and encoded accordingly. This includes the case where 
the coefficient itself is deemed insignificant and is coded with a value of 0. This is 
the most expensive as the coefficient needs to be encoded and at least one of the 
dependants. Symbols need to be defined for all the dependants. 
2.9 Error Resilent Channel Coding 
The ability of the image compression techniques to be error resilient will be key to the 
success of any Multimedia Communicator particularly in a wireless mobile environment. 
Zero-tree wavelet coders, including the Embedded Zero-tree wavelet coding and Set Par-
titioning In Hierarchical Trees (SPIHT) coding provide high performance and low im-
plementation complexity solutions. Both are remarkably simple and effective. However 
these coding techniques degrade significantly when there are bit errors in the transmis-
sion process. There are error resilent coders available for the DCT [21] but for zero-tree 
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coders these significant degradations can be mitigated by packetizing the zero-tree coding 
as proposed by [22] and shown by [23]. The efficiency is improved further by using Auto-
Associative Neural Networks [24] to detemine the decomposition depth but the complexity 
of implementation puts it well out of the scope of this device. 
Although not implemented in this work, further research should incorporate error re-
silient coding methods such as packetized zero-tree coding. 
2.10 Image coding in a massively parallel architecture 
An image is a complex thing. In order to digitally represent an image a "sample" of the 
image space must be digitised and quantised. This involves capturing the image from 
some source and then representing the image as a series of pixel elements (pixels) in a 
2 dimensional array of some form where each element of the array represents a uniform 
colour. 
However, the quantity of information that is contained in an image in the spatial 
domain is a direct function of its size and the degree of complexity to which each pixel is 
represented. For instance if each pixel requires 24 bits to store its inherent information, 
and the image is sized to be 512 pixels by 512 pixels, then the quantity of data is defined 
to be 512x512xx24 bits or 512xx512xx3 bytes. 
As can be seen the quantity of information becomes rather large even for the smallest 
of useful images. Considering that video is a sequence of these images in succession at 
some 'frame rate' in order to get reasonable motion over time, the volume of data required 
can be very large. To solve the problem of volume, and considering the nature of images 
that are used in reality, it becomes apparent that there is a degree of redundancy in most 
image information. 
The above schemes have been implemented via various serial processor methods. 
The benefits of a Massive Parallel structure include 
• Faster processing due to parallel data paths and processing 
• Reduced power consumption due to reduced clocking of the circuits 
• In-situ processing if coupled with a capture device, which is inherently parallel in 
nature 
Problems with a Parallel solution are 
• Inflexibility due to some dedicated architectural design requirements 
• Difficulty in implementing complex searching algorithm for motion compensation 
• Data extraction bottle-neck for serial based transmission 
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Several commercial video coding standards have been developed. Of these the most 
widespread are the Motion Picture Experts Group (MPEG) and the International Telecom 
Union (ITU) standards. There are several standards in existence that are in popular use, 
either developed for the different applications, or improvements on existing standards. 
The MPEG standards include MPEG 1,2, 4 and 7. MPEG-1 was developed in 1993 
and caters for video and audio coding for bit streams up to l.5Mbps. The limitations of 
MPEG-1 was in the motion estimation scheme, and in the fixed image sizing. 
The MPEG-2 standard was an significant improvement on MPEG-1 coding, as it in-
cluded improved motion estimation schemes and an improved audio codec. As well, the 
standard allowed for arbitrary image size and thus allowed flexible resolution performance. 
Improvements in the stream definition meant that functionality, such as multiple audio 
tracks, subtitles, as well as multiple video tracks were available. This standard is the one 
that was adopted for DVD technology. 
Both MPEG 1&2 make extensive use of the Discrete Cosine Transform as the primary 
image compression mechanism. Clever inter-frame prediction permits effective motion 
compensation improving the overall video compression substantially. 
MPEG-4 was developed for multimedia applications and includes some of the newer 
techniques developed for interactive multimedia communication and storage. MPEG-4 
includes not only image based coding, but also has facilities to define regions and encode 
them separately. MPEG 4 has 'content based' coding and scalability. For multimedia 
delivery applications where there does not need to be real-time encoding, or the content 
creation tools permit object creation and segmentation which is then encoded as separate 
entities in the MPEG stream. 
The versatility of the MPEG 4 standard means that the multimedia communicator 
application would only utilise a small subset of this standard. With the growth of mo-
bile networks a need for improved coding efficiency was identified and thus MPEG 4 was 
required to provide better audio-visual quality when compared to other standards at com-
parable bit rates. 
The two ITU standards that are most predominant are H.261 (1993) and H.263 (1998). 
The H.261 video codec [audiovisual services at 64 kbps block rates] is designed to work at 
rates that are integer multiples of 64kbps as this is the single ISDN link rate. The codec uses 
basic inter-picture prediction, motion compensation and block-based coding. The encoding 
is done with a Huffman encoder. H.263 [video coding for low bit-rate communication] on the 
other hand, although based on and similar to the H.261 standard, offers some enhancements 
and changes to improve performance and error recovery. The differences between H.261 
and H.263 include: 
• Half pixel precision is used for motion compensation whereas H.261 used full pixel 
precision and a loop filter. 
Chapter 2. Image Coding for Multimedia Communication 27 
• Some parts of the hierarchical structure of the data-stream are now optional, so the 
codec can be configured for a lower data-rate or better error recovery. 
• There are now four optional negotiable options included to improve performance: 
Unrestricted Motion Vectors, Syntax-based arithmetic coding, Advance prediction, 
and forward and backward frame prediction similar to MPEG called P-B frames. 
• H.263 supports five resolutions. In addition to QCIF and CIF that were supported 
by H.261 there is SQCIF, 4CIF, and 16CIF2 . 
The H.263 standard addresses the need for low bit rates, however at very low bit rates 
there is still no adequate solution. A mobile multimedia environment currently has very 
low bandwidth. Standard GSM has a raw bit rate of 22kbps with a effective throughput 
of 13kbps. At these rates there is still no adequate standard. It appears to be a race 
between the coding standards pushing more and more through less, versus the increasing 
bandwidth becoming available with each new generation of technology. GPRS and G3 
offer newer solutions with G3 having a potential 386kbps. Tests have indicated that in a 
practical environment, this bandwidth is unachievable, but regardless of the future capacity, 
there will be increased performance. 
2.12 Conclusion 
An examination of video codecs with an emphasis on applicability to a large array of 
limited scope processors has been done. Wavelet transforms provide a unique solution 
which eliminates the need for blocking, utilises only local, adjacent data to generate the 
coefficients, and performs reasonably well. The simple triangular and Haar filters perform 
well with reduced coefficient resolution, particularly for the application this project is 
targeting. 
2 SQCIF is approximately half the resolution of QCIF. 4CIF and 16CIF are 4 and 16 times the resolution 
of CIF respectively. The support of 4CIF and 16CIF means the codec could then compete with other higher 
bit-rate video coding standards such as the MPEG standards. 
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Chapter 3 
The Intelligent Pixel 
3.1 Basic Paradigm 
Much work has been done in the area of smart or intelligent pixels, and the definition of 
'smart' (and sometimes 'intelligent') pixels is defined to be, "an optoelectronic structure 
composed of electronic processing circuitry" (1). Some concepts utilise Vertical Cavity Sur-
face Emitting Lasers (VCSEL) but these often require exotic materials (eg GaAs/AlGaAs) 
and complex construction. Some devices (2) use the optics to generate logic functionality 
and reconfigurability, but this only lends itself to simple logic structures and does not look 
at multimedia type applications. Most 'smart' or 'intelligent' pixel systems are designed 
for optical switches and optical computing. 
Other smart pixel approaches integrate CMOS with exotic material based optical com-
ponents and optical buffering has been achieved (3) as well as Database filters using Op-
toelectronic Smart Pixel Arrays (4). Some vision systems for tracking applications at high 
resolution (1280x1024) and very high frame rates (1000fps) have been developed [5) pro-
ducing some interesting results, but these are not single chip solutions and are not designed 
for the mobile multimedia application. 
3.1.1 Wireless Video Transmission Architecture 
The requirements of a wireless transmission system mean that the architecture should be 
low-delay as well as being as error-resilient as possible. Use of Forward Error Correction 
(FEC) and Automatic Repeat Query /Request (ARQ) are the most common error mitigat-
ing techniques at the transmission level [6). Interestingly enough placing an ARQ proxy 
server at the base station can improve error recovery delay (7) and hence overall perfor-
mance. Error correction is not a part of this study, but needs to be incorporated into 
future implementation. 
Rate control management also need to be considered in a practical application. Limited 
bandwidth transmission channels mean that the codec needs to be deterministic about the 
transmitted data rate and friendly to current protocols and networks. One such proposed 
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protocol, the TCP friendly Rate Control (TRFC) protocol, shows some potential [8]. Some 
studies have looked at the use of current video protocols (H.263+ , etc) over wireless systems 
and met with some successes [9, 10] 
3.2 Multimedia Application of Smart Pixels 
As processing needs increase, particularly the requirement to effectively perform more and 
more complex functions while increasing performance and efficiency, the need to look at 
novel architecture and solutions is growing. The Intelligent Pixel array offers a unique 
3-dimensional solution to massively parallel processing arrays and the associated data 
movement requirements. In this architecture, the processing capabilities are performed via 
a massively parallel, nearest neighbour interconnected array of processors. Information to 
and from the device is managed in the vertical or 3rd dimension. Figure 3.1 illustrates this 
concept. 
This document examines this technology in light of a specific application, the mobile 
multimedia communicator. The specification of this device involves the following stages: 
• capturing an image 
• processing of this image for transmission ( compress and encode) 
• accept incoming image data 
• reconstruct the received image (decode and reconstruct) 
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All this is to be achieved in a package that has low power consumption and is capable 
of processing a QCIF (176x144) image at a minimum of 5 frames per second. The initial 
design will start with luminance only (grey-scale) capture and display. 
The components that are needed to facilitate this design include: 
• Photo-Detector array 
• Analogue to Digital converter(s) 
• Image Processor 
• Liquid Crystal display 
and should be integrated as much as possible into the single device. Figure 3.2 shows the 
cutaway of such a pixel with the various layers required to facilitate the Intelligent Pixel 
Array. 
The motivation for this massively parallel processing structure is that it is technolog-
ically feasible to associate limited processing capability within each pixel in an array of 
photo-detectors [11, 12]. This processor integration creates new opportunities to reduce the 
data transfer requirements and increase processing efficiency. By coupling these elemental 
processors, a larger scale useful system can be implemented effectively. This architecture 
is also more amenable to being scaled as an increase in the image resolution has a cor-
responding increase in processing capability. The research opportunities afforded are also 
highly valuable. 
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The most common form of Image Sensors are Charge-Couple Devices (CCD). CCD have 
some inherent problems, namely 
• low yield 
• high power consumption 
• data communicated off-chip in analogue form 
• sensor noise issues 
• inability to integrate other systems on the same layer 
There are other technologies comprised of using exotic compounds, but these too suffer 
from an inability to integrate system devices and other logic and processing on the same 
device without great difficulty. 
An emerging technology, now reaching its zenith, is the use of standard CMOS processes 
to produce imaging arrays [13]. As the level of integration has escalated, the photoelectric 
performance of the standard process has reached a point where the efficiency is usable. 
CMOS photo-detectors have been proved to be [14]: 
• compatible with standard CMOS fabrication processes1. 
• able to detect low power optical signals. 
• able to directly connect to the application electronics without a complex interface. 
Design Placement The design of the photo-detectors and their placement in the design 
as well as their overall area are key components to the effectiveness of this application. If 
the area required to do the processing is inordinately larger than the photosensitive capture 
area, then there may be issues with the image quality as well as optical aberrations due 
to the sparse and the sampling nature of the image capture. The photo-sensitivity will 
be affected by the 'fill-factor' of the photo-detector array. The capture area will be in the 
order of 3.5%2 of the total area upon which the target image is projected. 
However, the antithesis poses another problem where if the capture component infringes 
significantly into the total area, then the display capability is limited by the inability to 
use this area. This 'pin pricking' problem [much like that of Thin Film Transistor LCD 
displays], becomes more and more pronounced. A system of compromise that provides 
adequate photo-sensitivity for the mobile multimedia application while not impinging too 
significantly on the display quality is investigated. 
1Issues with deep-sub-micron and photo-sensitivity are addressed in section 5.1 on page 73 
2based on a photo-detector of 15µm x 15µm in a pixel area of BOµm x BOµm 
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(a) Picture with photodetector (b) close up, showing photo-detector 
impact on displayed image 
Figure 3.3: Effect of the photo-detector "area" on displayed picture. 
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Analogue to digital converters are an important component in the first stage of any device 
that has an interface to the rest of the world. Analogue to digital conversion is the process 
of quantising some analogue signal, either a voltage or a current into a digitised value, 
over some fixed or discrete time interval. So much work has been poured into Analogue 
to Digital converters over the years, that an in-depth coverage is outside the scope of this 
thesis. However a brief discussion of the types of analogue to digital converters that exist is 
presented in terms of their varying performance, the resolution (number of bits), physical 
size, and accuracy in this section. 
Parameters that are deemed important in the design of an Analogue to Digital Con-
verter are 
• Conversion rate : the number of conversions per second for repetitive calculations. 
The time taken for conversion may be either independent or dependent on the input 
voltage swing between conversion instants, this is a feature of the ADC technology 
chosen. 
• Hysteresis error : When an input signal that changes direction (say from rising to 
falling), a hysteresis error may be generated due to the 'hindrance' of the system to 
the change in direction. 
• Input impedance: This parameter describes the load the ADC circuit places on the 
output stage of the input devices. 
• Linearity: Differences in the linear correlation between the input and output values 
are referenced as linearity errors. 
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• Monotonicity: If an input signal is constantly rising, then the output should always 
produce an increasing code set. An ADC is defined to be monotonic if the output 
will only follow the direction of the input signal. 
• Offset error: A zero input signal should produce a O output value; any difference 
(and thus any need to be corrected) is referred to as the offset error. 
• Output drive capability: The current drive capability of the digital output stage. 
This affects the ability of the ADC to interconnect to any subsequent stages. If 
need be, this can be compensated for by additional buffer stages, but this affects the 
proportional sizing and usability in this architecture. 
• Resolution: The resolution of the ADC is the smallest voltage that can be represented 
relative to a bit change. The greater the resolution the more accurate the output 
value is as a representation of the input voltage. 
• Scale error: At maximum input, the scale error is the difference between the input 
and possible maximum output value of the ADC. 
• Supply rejection: The Independence of the output of the ADC from any supply 
voltage variation is defined by this parameter. 
• Temperature coefficient: Temperature effects any electronic device, however the rel-
ative effect that temperature has on the performance of the ADC is given as a tem-
perature coefficient. 
3.4.1 ADC Types 
There are a number of types of A/D converter, these are as described below. 
Flash Converter 
A Flash converter converts the input sample value to a digital out value in one cycle. This 
is one of the fastest methods of conversion, but can be hardware intensive. Generally for 
an n-bit inverter there are n comparison circuits working simultaneously in parallel. 
Two-stage Flash 
A two stage fl.ash converter involves one course and one fine ADC. The course converter 
determines the most significant bits, followed by a biased conversion calculating the lower 
order bits. This performance hit means that higher resolution conversion can be achieved 
with a reduction in circuit quantity. 
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These converters successively convert the input sampled signal a bit at a time, using a single 
comparator, successively increasing the reference voltage. These circuits can be n-times3 
slower than the flash converter (for an n-bit converter), but are of a smaller hardware 
design. 
Dual-Slope ADC 
An internal ramp signal is generated, which is compared with the input signal. When the 
value of the reference signal is equal to the input, something happens which produces the 
output. 
A number of ADCs use integrating techniques, which measure the time to charge or 
discharge a capacitor to determine input voltage. Dual-slope integration is a common 
integration technique, which uses a current proportional to the input voltage, to charge a 
capacitor for a fixed time period. The average input voltage is determined by measuring 
the time required to discharge the capacitor using a constant current. 
Integrating the ADC input over an interval reduces the effect of noise pickup to the AC 
line frequency if the integration time is matched to a multiple of the AC period. Twenty-bit 
accuracy is not uncommon. The disadvantage is a relatively slow conversion rate (60Hz 
maximum, slower for ADCs that integrate over multiple line cycles). 
Also conversions are faster for small changes of input than for large changes. 
Successive Approximation 
Successive approximation make use of a comparator and a counting mechanism to interpret 
the input voltage. The process begins by determining whether the input is greater then 
half that of some reference Voltage Vref. If so, the the MSB of the output is set, and the 
reference voltage is then subtracted from the input. The resultant value is then checked 
against a quarter of the reference voltage, and if greater, the next MSB is set. This process 
iterates until all the bits in the output word are either set or cleared. The performance of 
this device is a function of the resolution, requiring as many clock cycles as there are bits. 
The successive approximation technique makes use of an internal DAC to generate a 
reference voltage. At each stage of the conversion if setting a bit causes the output of 
the DAC to rise above the input voltage, which is determined with the use of an accurate 
comparator, then that bit is cleared. 
Due to the repeated use of components during conversion, this mechanism can be 
simpler and more area efficient to implement than other solutions whilst maintaining rea-
sonable accuracy. 
Successive approximation is slower than flash conversion, because the comparisons must 
be performed in series and the ADC must pause at each step to set the DAC and wait for 
3 
~times slower than the two stage flash converter. 
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it to settle. However, conversion rates over 200kHz are readily achievable. 
Sigma-Delta modulator 
The primary advantage of a sigma-delta converter is high resolution. The flash and suc-
cessive approximation ADCs use a resistor ladder or resistor string. The problem with 
these is that the accuracy of the resistors directly affects the accuracy of the conversion 
result. Although modern ADCs use very precise, laser-trimmed resistor networks, some 
inaccuracies still persist in the resistor ladders. The sigma-delta converter does not have 
a resistor ladder but instead takes a number of samples to converge on a result. 
The primary disadvantage of the sigma-delta converter is speed. Because the converter 
works by oversampling the input, the conversion takes many clock cycles. For a given clock 
rate, the sigma-delta converter is slower than other converter types. Or, to put it another 
way, for a given conversion rate, the sigma-delta converter requires a faster clock. 
Another disadvantage of the sigma-delta converter is the complexity of the digital 
filter that converts the duty cycle information to a digital output word. The sigma-delta 
converter has become more commonly available with the ability to add a digital filter or 
DSP to the IC die. 
Voltage to Frequency Conversion 
These ADCs take an input voltage and produce a series of output pulses with a frequency 
which is proportional to the input voltage. Counting these pulses over a fixed time period 
gives a digital value that is representative of the input voltage. These converters are 
quite slow in operation but are less susceptible to noise as the input signal is effectively 
integrated over the counting interval. Also the counter can be some distance from the 
voltage to frequency converter. 
3.4.2 Level of Integration 
The ideal level of integration would be to incorporate an ADC in each and every sense 
element [11, 15]. An alternative configuration would have an ADC for a group of sense 
elements. The trade-off is defined by the smallest footprint of the ADC with the minimum 
desired performance. Care must be take to include the added signal complexity within the 
group of sense elements if a common ADC is to be used amongst several pixels. 
3.4.3 Choice of ADC 
The ADC that would best suit this application is one that will minimally fit within the 
floorspace allocated within the pixel (see Figure 3.4). Speed of conversion and resolution 
are not tantamount, but as long as it is suitable for at least 25Hz and has a resolution 
of at least 6-bits with reasonable linearity. It expected in the first generation of this 
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From bottom 
Figure 3.4: Picture of Intelligent Pixel Architecture. 
device to design a solution that is adequate for most mobile multi-media communication 
environments. A device is prototyped and discussed in chapter 3 on page 31 that includes 
several variation of ADC in order to trial their applicability. 
3.5 Massively Parallel Processing 
There are many approaches to processing an image, but the method of greatest architec-
tural benefit is to use the inherent pixel like nature of the array [16, 17, 18]. Instead of 
looking for a faster solution, a smarter solution approach is taken. Inherent in an array 
design to capture images, is a large degree of parallel capacity. In order to effectively cap-
ture an image each pixel in this image has an independent sensory element. The approach 
of the Intelligent Pixel is to utilise this parallel capability not only to capture the image 
but also to perform in-situ processing of this captured image. 
There are likely to be several areas of gain as far as a parallel type solution such as 
this is concerned. By processing in such a highly parallel fashion, the effective global clock 
speed can be reduced dramatically. This in turn will correspondingly reduce the power 
consumption of the device. 
Although there are a number of advantages to this approach, there are numerous areas 
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of difficulty. Principally, as the data scope is highly localised, each processor will only have 
access to data from the surrounding pixel elements, and this will limit the available options 
for the image manipulation routines. Consequently, the embedded data must be retrieved 
from the array in a sensible manner, post processing, and this has had to examined in 
depth. transmittable 
3.5.1 Clock Speed 
By effectively parallelising the processing, each element has a smaller scope of data on which 
to perform its operation. This means that the required time to perform this operation is 
shortened compared to equivalent performance of a serial solution and thus the clock speed 
to each processor may be reduced accordingly ( or the image processed faster). Getting data 
to and from the array will still need to be examined in terms of the required clock speed 
to cater for any real-time or high-speed application. 
3.5.2 Low Power Design 
Power consumption comes from both static and dynamic sources. The dynamic power 
consumption is directly related to the clocking speed. The faster the circuit is clocked, the 
more dynamic power that is dissipated. In this design, the focus is on clock speed reduction 
by parallelisation. The reduction in clock speed will have a corresponding reduction in 
dynamic power consumed by the device 
Low power techniques have also been applied to several video codec applications [19, 20]. 
These approaches focus on skipping redundant data blocks with DCT and IDCT based 
codecs. The applicability to the EZW is limited but duly considered. There are proposed 
solutions that couple the available power to the compression complexity thus making the 
coder scalable to the power supply [21]. Similar processes are suggested for future designs 
of this multimedia communicator by completely de-powering the sections of the array that 
are not used in the lower order scales. The current prototype simply just stops clocking 
these sections, and still has other losses. 
3.6 Architecture 
The choice of architecture is defined by several constraints. Foremost is that it needs to 
be able to fit within the floorspace. Secondly, the power requirements of the device are 
to be minimised. Ease of design and technology applicability are then considered. The 
architecture must be flexible enough to perform the required operations with the minimum 
possible control signals. The minimal use of non-neighbour connection is a significant 
design objective, and hence as much as possible a reduction in required routing space. 
Where possible proven circuit techniques are to be used, as wholly experimental designs, 
without fabrication testing, will increase the likelihood of functional failure. 
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The computation in the case of this particular design was decided to be serial as in this 
arrangement we can use the same register for operating values as well as the result thus 
minimising the register numbers. This incident light value that is calculated via the ADC 
is initially also stored in this register which is then used for the subsequent calculations. 
This common register is depicted in the architecture as register RO. The data output of the 
ADC is 6 bit, but due to the need to perform addition and not lose precision, the internal 
register is set at 8 bits. 
The required calculation to perform the forward transform is in defined by wi = 
- c(i21l + ci - c(i~Il. To perform this calculation, given that in each pixel the value of 
Ci is obtained from the ADC, the various multiplexers control the flow of data to and from 
neighbouring pixels via the mux M9. The full adder with its corresponding carry bit reg-
ister takes the value from the adjacent pixel (selected by mux M9) and subtracts it from 
the current value. The extra bit in register RO, labelled RO_l adds a single delay on the 
Ci value relative to c(i±l) accommodating the divisor. The output of the full adder is then 
rotated back into RO by muxes M4 and M6. Thus the full triangular wavelet transform 
can be simply performed by routing the data between pixels and through the calculation 
circuits accordingly. Extra controls must accommodate the initial carry bit (modification 
made but not implemented in section 5.5). 
High Pass/Low Pass Pixels 
From section 2.7.5 on page 16 the low pass three-tap wavelet filter is given by Go= (0, 1, 0) 
and the high pass three tap filter is given by Ho= (!, 1, !). The low pass filter, as can 
be seen, leaves the image unchanged. For the forward transform,however, the wavelet 
coefficients Yi need to be calculated from the captured values Xi. by the one dimensional 
equation 3.1. 
Xi-1 Xi+i 
Yi = Xi - -2- - -2- (3.1) 
For the inverse transform a similar expression can reconstruct the pixel values Xi from the 
wavelet coefficients Yi by the expression in equation 3.2. 
+ Yi-1 + Yi+l Xi = Yi -2- --2- (3.2) 
In each dimension, the low and high pass filter images are sub-sampled and each have 
half as many coefficients as there are values. This means that the high-pass calculation is 
performed on every alternate pixel. In this architecture, the odd indexed pixels contain 
the low pass coefficients and the even indexed the high pass coefficients. The calculation 
for the high-pass can then be performed in two operations, carried out simultaneously in 
every pixel. The two operations can be described as 
I 
I d Y·-Xx+l C al f • 
Yi=2xi-x;_ 1 an Yi = ' 2 1or even v ues o i. 
The multiplication and division by 2 are achieved by a single bit relative shift. In the 
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Figure 3.6: Wavelet Transform Architecture 
described architecture this multiply is done by shifting the high-pass pixel register while 
performing a 'hold' on the low-pass pixel register. The division can similarly be achieved 
by holding the high-pass register for the final clock cycle of the summation. 
As this transform is two dimensional (performed in one dimension at a time), the 
functionality of the pixel is determined by a vertical and a horizontal control line. 
This calculation only occurs for every other pixel (i.e. the high pass pixels). The 
low pass pixels just transfer their data through to the adjacent pixels and cycle their RO 
register. The low pass is merely just the sub-sampled version of the original image, so the 
data is summarily unaffected. To determine the mode of operation, there is a control line 
which alternately is zero and one and is fed through the system from the edge through 
the XOR gates (in the lower left), so each low-pass pixel determines the next in sequence 
to be high-pass and vice versa. Multiplexer M8 selects whether the row or column mode 
is applicable so as to determine the high or low pass status of the pixel in the selected 
dimension. 
To allow for sub-band coding, where after each sub-band the number of operational 
pixels halve, a scale control signal is needed which can be found in the zero-tree section 
of the architecture in Figure 3.13 on page 48. These signals are the VEnable and HEn-
able signals and determine the GEnable signal which operates the XOR as a selectable 
inverter. If GEnable is high, then the filter mode signals (HP_ Col_in and HP _Row _in) 
are correspondingly affected. 
The full operation of the wavelet system can be found in chapter 6 on page 99. 
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The zero-tree architecture, although an important component of this design was not the 
main stream work of the author. The design of the architecture was undertaken by a 
concurrent project, but the implementation of the systems within the overall structure 
was done by the author in collaboration with others. A brief description of the zero-tree 
architectures are described in this section and a more thorough examination is done is 
adjacent work [23]. 
Coefficient quantisation 
As mentioned in chapter 3 on page 31, the ZTE algorithm requires a sub-band quantisation 
component. The encoder is reliant on the generation of grouped zero (or -1) coefficients. 
the quantisation is achieved through shifted round techniques using a 2's complement 
corrected rotational shift register. Negative coefficients never reach O with this register 
configuration, and instead reach -1 which must be accounted for. 
Significance Identification 
The ZTE requires a fairly simple significance detection mechanism. After quantisation, if 
the coefficient is no longer significant, it will resemble either O or -1. As a zero is defined 
as 00000000b and -1 is 11111111b, a simple detector for these cases is to determine if there 
are any bit changes in the coefficient. The register is rotated through all the bits and the 
last two LSB bits are fed through a XOR to latch which must be previously reset. Any bit 
variations in the coefficient will induce a change on the output of the XOR gate, setting 
the latch thus indicating significance. An architecture that will detect a zero and thus 
whether the coefficient is significant or not is in Figure 3. 7 on the next page. This portion 
of the ZTE subsystem is actually included in the wavelet architecture as it is closely linked 
with the operation of register RO. 
Pixel, self-classification 
Once the pixel has completed a significance identification, this information is disseminated 
throughout the array via a significance tree. Each pixel is then able to self-classify itself 
within one clock cycle. The ZTE utilises 3 symbols (ZTR, VZT and VAL) in this process, 
which are generated only once for the entire array. Table 3.8 on the following page illus-
trates the symbols, the conditions upon which they are generated and their corresponding 
2 bit value (Zl, ZO) 
The symbols are defined by the discussion in section 2.8.4 on page 24, and a possible 
architecture for generating these symbol bits is in Figure 3.9 on the following page. 
In addition to the scale control signals HEnable and VEnable, the pixel also requires 
a mechanism to put the pixel into bypass mode when there is no data to transmit. The 
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GEnable 
conditions upon which this is to occur are dependant on the VAL or VZT symbol. Reuse of 
signals from the classification architecture simplify the implementation of the pixel enable 
architecture with ZS3. An architecture to achieve this is presented in 3.10. In zero-tree 
mode, the pixel is enabled if either HEnable or VEnable is high and one of the following 
conditions are true. 
• The Pin (parent in) signal is high indicating that the parent is significant or has 
significant dependants. This pixel will need to be able to transmit symbols. 
• The ZS3 is high when encoding. The pixel is either a Value or Value Zero-tree Root 
and the coefficient must also be transmitted. 
• Both Pin and Register R4 are high indicating a received symbol is VAL or VZT. This 
pixel must accept a coefficient during the decode cycle. 
• EnRO is high during symbol encode mode (S = 0), so that when Cycling RO to 
determine significance the pixel is enabled. Refinement passes (S=l) will disable the 
pixel if it is no longer significant. 
Mechanisms are needed to permit the symbols and coefficients to be loaded and un-
loaded from the pixel array. The ZTE requires the transport of 2-bit symbols and so needs 
two registers to maintain these values. These registers are only utilised when the pixel is 
in zero-tree mode with GEnable high and EnRO low. Bypass mechanisms are also needed 
as the data must traverse each and every pixel and not all are in need of either symbol or 
coefficient information. An architecture to achieve this is illustrated in Figure 3.11. 
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ZS4 
Pixout 
R4out 
Zl and Z2 come from previous sections of the circuit. The two registers operate in shift 
mode when data is being transferred, or can be latched independently from the symbol 
classification circuit. These are setup accordingly by the various control signals and the 
muxes. 
Lastly, a complete significance tree must be generated to determine if the symbol is 
needed in the encode cycle. The architecture implemented here is depicted in 3.12. During 
encode, the Parent Out (Pout) signal is high if a pixel has significant descendants implying 
the generation of a VAL symbol. During decode, the Pout signal is high if the symbol 
indicates a VAL. Pout allows the descendants of a pixel to activate and expect a symbol. 
Combining and simplifying gives the complete ZTE architecture indicated by the schematic 
in 3.13 on the following page which interfaces with the wavelet transform architecture. 
3. 7 Liquid Crystal on Silicon 
In order to facilitate the incorporation of a display into the device, it has been proposed 
to use Liquid Crystal on Silicon. Silicon with a thin ferroelectric liquid crystal layer is 
currenty used in spatial light modulator arrays [24) in significantly large arrays. These 
are generally used for telecommunications applications such as space/wavelength optical 
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Figure 3.14: Liquid Crystal on Silicon display 
interconnects and high performance ATM switches [25). 
This application utilises a near identical structure for display purposes where the top 
metallisation layer is to be used as the mirror and electrode. The Figure 3.14 demonstrates 
this structure. The mechanisms to fabricate this and make it operational are beyond the 
scope of this work, but this is the intended application. 
3.8 Display and Capture 
The optics involved with both capture and display are non-trivial. A proposed lensing 
arrangement has been put forward to allow both optical functions. Figure 3.15 illustrates 
this proposed structure. 
The specifics of designing and constructing this lens technology is not within the scope 
of this work. However, it has been suggested by the other working groups on this project 
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(a) Real Image Capture 
(b) Virtual Image Display 
Figure 3.15: Display and Capture Proposed Optics 
that is it quite feasible. 
3. 9 Architectural mapping 
In this architecture the design attempts to localise data paths where possible. Utilising 
only the 'nearest neighbour' connections for inter pixel data communication is the ultimate 
aim. The ZTE classification architecture needs a wider scoping but is limited to an 8x8 
array block. However, signal controls are not able to be limited to this structure and for 
the most part are routed globally (with the exception of the mode and scale selection). 
3.9.1 Data Paths 
As there is no global data routing, all information that is contained in the array is highly 
localised. One of the constraints of the architecture defined to reduce implementation 
cost and complexity is that the data path is via the 'nearest neighbour' interconnections 
between horizontally and vertically adjacent pixels. Diagonal routing may be possible, 
but layout complexity and efficiency may be greatly compromised as many layout design 
rules prohibit non-manhattan geometry so it is not considered in this implementation. 
This means that the sort of image processing algorithms that can be implemented have 
to rely heavily on localised processing and features. In rare cases, it may be possible to 
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route data reasonable distances via cascading data through multiple pixels, but this will 
have a detrimental effect on processing performance. This reduction in performance may 
be tolerable for limited purposes, but more than an infrequent usage would eliminate the 
ad vantages of using this architecture. 
In the case of the wavelet transform, the data requirement is very localised and the 
implementation fits the architecture well. 
3.9.2 Data Extraction 
If the data (at whatever stage or form) needs to be extracted or loaded for whatever reason 
to or from an external system or device, then the only solution is to utilise the edge of the 
array. In the case of the multimedia communication application, the data is removed for 
transmission to the remote transceiver and the incoming data from the remote transceiver 
is loaded onto the array. This can be achieved serially by using the edge of the array, 
and each row( column) can be extracted simultaneously. However some redundancy can 
be utilised as the array can be unloaded from on edge and the incoming data loaded via 
the opposite edge simultaneously. The array in this this mode acts as a larger number of 
parallel shift registers that run the entire length ( or width) of the array. 
3.10 Conclusions 
The "optimal" design includes an array of photo-detectors, each with a corresponding 
Analogue to Digital Converter, and corresponding processing architecture. The process-
ing architecture is arranged such that the combination of elemental processors is able to 
efficiently compress the image data adequately for mobile multimedia applications. 
The only process options for photo-detectors are either CCD or CMOS. The CCD 
process has better noise performance, and is very mature, but it is expensive and will 
not readily allow the integration of the other necessary components that make up the 
Intelligent Pixel device. Thus, the photo-detector design will be CMOS based as it will 
allow for the necessary integration. 
The design of the ADC is dependent on the required performance of the system as 
well as being constrained by the available area. The target technology will also impact the 
design of the ADC and photo-detectors and the eventual sizing of the pixel and the array are 
dependant on the technology performance and the ability to scale. The design minimum for 
the target array is that the structure be capable ofrealising an array of 176xl 44 pixels ( the 
QCIF Standard) in a size that is able to be reliably fabricated. However for a consumer 
grade device in today's market place, the minimum standard should be set at 352x288 
(CIF). 
In the case of this specific application of a multimedia communicator, this information 
is in the form of a captured and displayed image. Other forms of data acquisition and 
dissemination may also utilise this methodology, and possible multi-chip devices that have 
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Figure 3.16: Interconnection of the processing and capture layers via Indium Bumps 
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specialised function may be mounted vertically on the chip. Use of Indium bump type 
technology would make the interfacing of these components feasible. Thus the I/0 array 
is not localised to any particular solution and may include such devices as MEMS or bio-
electronic systems, which is able to then harness the advantages of a massively parallel 
processing array at a sub-device level. 
This interconnection structure is demonstrated in Figure 3.16. 
3.10.1 Future Work 
There are some issues with the photo-detector. Chiefly that the lensing array to have both 
a near incident field and a far viewing field in the singular structure. It is not within the 
scope of this document to provide a lensing solution. However, it is an area of continued 
research by the group. 
It is also problematic that the incident image is captured with the liquid crystal in the 
optical path. The attenuating effects of this may adversely affect the low light performance 
of this camera. The 15x15µm photo-detector in the corner of each pixel does not have any 
metallisation and thus this area will remain transparent but the Liquid Crystal may still 
have a marginal impact on the captured image even though it only comprises 3.5% of the 
viewing area. This area will also have an almost insignificant effect on the displayed image, 
much like that of a TFT LCD display [see Figure 3.3 on page 35 for illustration]. 
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Chapter 4 
v-MOS primitives for low power 
applications 
4.1 v-MOS Technology 
Much integrated circuit design falls into two distinct categories comprised of a majority 
of either analogue or digital components. Components that can best integrate and utilise 
the functionality of both analogue and digital design may be able to greatly extend the 
flexibility and functionality of integrated circuit design. One such a component is the 
Neuron-MOS (Neu-MOS or 11-MOS) transistor described by Shibata and Ohmi [l]. The 
inspiration for this technology without any doubt comes from the model of a biological 
neuron (hence its name). The functionality of the neuron can be described quite simply. 
A neuron "fires" an electric charge along the axon, via movement of both potassium and 
sodium ions. This movement of electrical charge however only occurs when the neuron has 
been adequately "stimulated" by the charge potential received from it dendrites ( of which 
there are in the order of 104 dendrites per neuron). These dendrites are connected to the 
axons of other neurons forming a complex mesh of interconnected neurons. The overall 
behaviour of the neuron is controlled by the synapses which can either be inhibiting or 
encouraging, thus reducing or increasing the likelihood of a neuron firing as a result of 
the stimulus. The exact behaviour of the biological neuron is not the study of this work, 
but some familiarity with the background is useful. The basis is that this is a device that 
has multiple inputs, which in combination, decide whether such a device will produce an 
output, determined by some ''weighting'' which can be defined by an external process. 
In standard CMOS technology the most basic logical primitive is an inverter. An 
inverter is a simple two-transistor device which responds to an input signal by producing 
a logic inversion. The logical circuit diagram and the corresponding transfer function are 
shown in Figures 4.1 and 4.2. 
The CMOS structure has a physical separation at the gate level, and the potential 
on the gate causes a conduction channel to be induced in the substrate region below the 
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Figure 4.1: CMOS inverter symbol and schematic. 
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Figure 4.2: CMOS inverter transfer function. 
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Figure 4.3: Structure of a 11-MOS transistor. 
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gate. This then allows the charge carriers to pass between the gate and the source. In 
the case of the inverter there is only a single gate potential, however, this gate area is not 
limited to just one potential generator. By utilising a second insulating layer and a second 
poly-silicon layer a multi-gate structure can be fabricated. This is shown in Figure 4.3 on 
the preceding page. This multi-gate arrangement means that the potential defining the 
conduction channel is defined by more than one source, and by sizing the gate areas, 
relative weighting or input sensitivity can be achieved. 
The 11-MOS inverter changes its output state when the weighted sum of the inputs 
exceeds a threshold value vth· The functionality can be described by equation 4.1. 
C1 Vi + C2 \.'2 + · · · + Cn Vn TT 
---------- > Vth 
Ctotal 
(4.1) 
where C1 is the capacitance of the ith gate, "\.'i is the voltage applied to the ith gate, and 
Ctotal is the sum of the input gate capacitances. vth is the threshold voltage of the inverter 
associated with the 11-MOS gate. Typically vth is configured to be as close to ~ as 
possible. 
The width to the length ratio (W /L) of a transistor determines its "size" or current 
switching capacity. The switching speed, or the slope of the inverter output as a function 
of the input voltage is defined by the drive capability of the transistors. Transistors with a 
greater W /L ratio are able to switch faster due to greater current capability. The threshold 
voltage however is defined by the relative current capability of the pull-up (P-type) to the 
pull-down (N-type). For matched transistor pairs, the P-Type generally has to have a 
W /L ratio twice that of the N-Type transistor due to the relative mobility of the majority 
carriers in the doped material. Having matched transistors is necessary to have a near ~ 
threshold voltage, but this can be manipulated if a different threshold voltage is required. 
Figure 4.2 on the preceding page also highlights some other important features when 
working with 11-MOS circuits. Points a and b are notable. a is the point at which the 
output voltage is at Vhigh and the input is at vth-high· Point b is the point at which 
the output voltage is v'iow for a corresponding input voltage vth-low· These points are 
important because if we define the logic threshold levels to be Vhigh and v'iow, which are 
the limits for logical high and low respectively, then the minimum input voltage difference 
and thus the minimum gate size is defined by vth-low and vth-low. In particular, the 
smallest allowable ratio would be Vih-hiq{ii]'th-low, which will not be insignificant. 
4.2 Physical Mapping 
A VLSI layout of a 3-input 11-MOS inverter using Magic is shown in Figure 4.4 on the next 
page. All three inputs into this circuit are equally weighted with an effective capacitance 
of 50fF for each gate. The width of the P-type transistor is twice that of the N-type and 
the native inverter has a threshold voltage of Vdd/2. This then means that the output of 
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(a) Schematic (b) Layout 
Figure 4.4: Layout for 3-input (equal weighting) v-MOS inverter 
this 3-input v-MOS inverter will only change when two or more of the inputs are at Vdd. 
4.3 Performance/ Speed 
The performance of v-MOS transistor circuits are limited by the coupling of the neuron 
stages. Given that the functionality is defined by the weighted sum of the input signals (as 
described in section 4.1 on page 55) which are determined by the size of the capacitance 
associated with each gate, then the effective speed of the circuit is limited mostly by the 
charge and discharge time of the capacitors. In some situations it is necessary to have a 
fairly large relative weighting on one particular gate. Minimising the capacitance is the 
trade-off that can be implemented. However, as the smallest capacitor in a circuit is going 
to be defined by the minimum size of the technology, and the capacitance ratios can be 
quite large, the area required for the larger capacitors will become significant. 
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4.4 Functionality 
As the maximum size capacitor on thev-MOS increases so too does the maximal clocking 
speed proportionally decrease as a function of increased "logical effort" [2] and required 
drive circuits. The increased charge-time delay means that the clocking cycle will be 
correspondingly inhibited. However as the target application is both aimed at low power 
and low speed, the effects of increased gate capacitance needs to be considered but it is 
not an inhibition of use of these circuits. 
The process of defining the gate size is also limited by the error in the process. If the 
potential error in the larger capacitor is more then half that of the minimum gate capacitor 
then the functionality of the design is compromised. Suitable margin must then be added 
to the minimum gate and thus to all the larger gates accordingly. In practice a gate that 
has such a large minimum to maximum ratio would be infeasible and the design should be 
reconsidered. 
4.5 Power 
The power dissipation by a CMOS inverter is given by three components; the static, 
dynamic and short circuit power dissipations. The static power dissipation is a function of 
the technology, so as far as power comparisons are concerned, given equivalent technology 
implementation, this does not contribute to the comparison. The short circuit dissipation, 
which derives the bulk of the dynamic power consumption, is given by equation 4.2 [3]. 
with fp = f-, we get Pd= CL Vd~fp 
p 
The dynamic power is thus a function of the load capacitance CL, 
In the case of the neuron-MOS type devices this load capacitance can be quite large. 
In most cases the minimum gate capacitance is defined by the minimum feature size. In a 
Neuron-MOS type circuit, capacitances may be in the order of many (10+) times greater 
than the minimum gate capacitance depending on the application. The power and delay 
of these signals would then be correspondingly affected, making low power and high speed 
implementations quite difficult. 
An example of a neuron-MOS gate in an application that is affected by this large 
ratio problem is the bit-0 gate in the Analogue to Digital Converter discussed later in this 
chapter. The neuron-MOS gate has six inputs with capacitances 1730.6fF, 865.0fF, 431.0fF, 
215.5fF, 107.SfF and 53.9fF, the ratios are approximately 32:16:8:4:2:1. Corresponding 
higher dynamic power consumption and gate delay are expected. 
Chapter 4. 11-MOS primitives for low power applications 
Sender 
Logic Data 
Receiver 
Logic 
•- Data Ready------------------------------------------- ------------ -Data 
: ..;cepted 
I R I 
: Ack : 
' ' 
·----------------------------------------------------------------------' 
Handshake Logic 
60 
Figure 4.5: simple 2-phase handshake protocol implemented with a Muller-C element. 
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Figure 4.6: Muller-C element and associated truth table 
4.6 Applications 
4.6.1 Muller-C 
Micro-electronic circuits that do not rely on clock for their control require unique logic 
and control primitives in order to function. One such important primitive is the Muller-
C element, which is a handshake control block. This element changes output state only 
when all of the inputs have changed state. 11-mos design techniques have allowed for an 
area efficient static Muller-C element to be implemented requiring a double poly-silicon 
process. 
The Muller-C element is a basic component in self-timed systems. Each component 
in a self-timed system relies on preceding element to generate an event upon completion 
of computation and all outputs stable. A component can only continue with its own 
process once all of its sources have signalled completion. Figure 4.4 shows a simple 2-phase 
handshake scheme implemented with a Muller-C element. The input from the receiver 
acknowledge is inverted in this case. 
Events are represented by a change of state, from either low to high or high to low 
transition. 
The output of the Muller-C cell should change (from high to low, or low to high), if 
and only if both inputs have changed (output follows input). For example, if the output 
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Figure 4. 7: Circuit diagrams for Muller-C elements 
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is low, the output can only go high, if input A and input B both go high (irrespective of 
order), and should remain high until both inputs A and B go low. 
For the Muller-C element the threshold of the inverter is set at half (i.e .. the output will 
go high if the gate potential is greater than ! the supply voltage, and will be low otherwise. 
For the Muller-C element, the output only changes when both inputs have changed. By 
placing weighted feedback to one of the inputs we can obtain this behaviour. 
4.6.2 ADC 
In the investigation of v-mos as a technology for the implementation of specific circuits 
with the Intelligent Pixel in mind, some novel ideas were developed. One of these was the 
use of the neuron type circuits in an ADC. The specifics of the Neuron based ADC are 
quite simple, but some significant advantages were identified, namely the reduced size of 
the implementation. 
Shibata and Ohmi [4] designed a 3-bit analogue to digital converter that use v-MOS 
gates to get the representative output value. The circuit they put forward is in Figure 4.9 on 
page 63 and uses 16 transistors, of which 6 are used in conventional CMOS inverter struc-
tures. Inverters Tl through T3 are variable threshold inverters and are able to modify the 
behaviour of the v-MOS with respect to the applied input signals. This is achieved by 
using a 2-input v-MOS inverter with one gate tied to Vdd or GND in order to bias the 
gate higher or lower. An improved scheme was put forward [5] which make more efficient 
use of intermediate results than the scheme presented in [6]. It relies on the result of a 
higher order gate being weighted by the result of a lower order conversion. The diagram 
in Figure 4.10 on page 63 illustrates this and it can be seen that the gate determining 
the result for bit 2 is determined by a v-MOS inverter which has an input weighted by 
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***************************************************** 
* 3-Bit Digital to Analogue Converter * 
***************************************************** 
.SUBCKT DA3B INl IN2 IN3 IN4 OUT Vdd 
Ml Vdd g OUT OUT MOSN W=2u L=2u 
M2 OUT g O OUT MOSP W=4u L=4u 
Cin INl g 2p 
Cl IN2 g lp 
C2 IN3 g 0.5p 
C3 IN4 g 7.0p 
R g O 1E12 
.ENDS DA3B * 
***************************************************** 
Figure 4.8: Spice model for 3-bit ADC 
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the result of bit 1. Bit O (the MSB ) is determined by a standard CMOS inverter with a 
threshold set at ~. 
As the conversion resolution increases, the relative sizing of the gates also increases. 
The MSB has a single gate transistor and as the resolution increases the LSB will have an 
increasing number of gates. The MSB-1 will have two gates with ratio 1:2, MSB-2 has 3 
gates with ratios 1:2:3, MSB-3 has 4 gates at 1:2:3:4, and so on. So for an n-bit inverter, 
the LSB was n+l gates with ratios 1:2: ... :n. As the minimum gate should have an area no 
less than vth-higvdh-iow, and given the constraints in Figure 4.2 on page 56, where the 
logic limits are Vdd-lV and Gnd+lV, with Vdd=5V, the smallest gate should not have an 
area less than °·t5 = 9% of the combined gate area. For a 4-bit ADC the ratio for the LSB 
means than the smallest gate is /0 of the total gate area. However with good fabrication 
controls, and working for optimum switch speed and ensuring that the Vth is as near to 
Vfd as possible, we can do better than 4 bits. In order to enhance the transition edge 
before progressing to the next bit of resolution there are multiple stage inverters between 
v-MOS gates. From simulation, it can be confirmed that by using these controls and buffer 
stages, an ADC resolution of 6-bits is feasible. Simulation results of a 6-bit ADC are shown 
Section 4.8 on page 67. 
6-bit ADC 
From the extracted layout the capacitances for the inputs to the various Neuron-MOS 
transistors for each stage of the bit conversion can be seen in Table 4.1 on page 64. 
As can be seen, the stage ratios are approximately doubled each time. The error in 
the ratios will affect the output bit conversion. To minimise this we need to keep the gate 
ratios as close to double as possible, but in simulation, the circuit in 4.12 works within 
reasonable tolerance. 
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Figure 4.9: Shibata and Ohrni's 3-bit v-MOS A/ D Converter 
Figure 4.10: Improved A/ D converter scheme (4-bit version) 
Figure 4.11: VLSI layout of v-MOS 4-bit A/ D converter 
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Figure 4.12: VLSI layout of 11-MOS 6-bit A/ D converter 
Signal Input 5 4 3 2 1 0 Total 
Input 5.2fF 180.2fF 259.3fF 432.SfF 862.9fF 1730.6fF 3471.0fF 
a5 inv N/ A 91.6fF 130.9fF 217.SfF 431.0fF 865.0fF 1736.4fF 
a4 inv N/ A N/ A 67.2fF 109.4fF 222.2fF 431.0fF 829.SfF 
a3 inv N/ A N/ A N/ A 56.3fF 114.5fF 215.5fF 386.3fF 
a2 inv N/ A N/ A N/ A N/ A 59.8fF 107.SfF 167.6fF 
al mv N/ A N/ A N/ A N/ A N/ A 53.9fF 53.9fF 
-
Vdd 19.5fF 19.6fF 13.7fF 16.8fF 18.5fF 35.8fF N/ A 
Gnd 37.5fF 32.5fF 54.0fF 78.0fF 47.3fF 69.8fF N/ A 
Table 4.1: Capacitances for the Inputs to the stages of the 6-bit Neuron MOS ADC 
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ain bin Cin Sout Gout 
0 0 0 0 0 
0 0 1 1 0 
0 1 0 1 0 
1 0 0 1 0 
0 1 1 0 1 
1 0 1 0 1 
1 1 0 0 1 
1 1 1 1 1 
Table 4.2: Truth table for a full adder 
4. 7 Full Adder 
4.7.1 Majority logic 
v-MOS ha.5 significant advantages in reducing implementation complexity and thus area 
reduction when implemented carefully. The implementation benefits can be shown when 
the system is modelled using majority logic. A majority logic gate is a gate which outputs 
true if the majority of the inputs are true. For a 3 input majority gate, the equivalent 
Boolean is shown by equation 4.3. 
M(a, b, c) = (a.b) + (a.c) + (b.c) (4.3) 
v-MOS can also provide majority logic where the weighting of each input is non-binary, 
and a more generic expression is in equation 4.4. 
majority(xa, yb, zc) = x:!~'::C ~ ! } a, b, care binary (4.4) 
4. 7 .2 Full Adder 
The truth table for a full adder is in Table 4.2. From the truth table, a majority expression 
for the carry out can be deduced. Using only ain, bin and Cin, the carry out of a full adder 
can be determined a.5 a logical one (high) output if and only if the majority of the inputs 
are also logical one. 
Cout = majority(ain, bin, Cin) (4.5) 
Thus a circuit that can determine if the majority of a set of 3 inputs are high or not, can 
be used to identify the state of the carry out of a full adder. 
The sum out (sout) can be determined from a combination of ain, bin, Cin, and C0 ut· 
Taking Cout and biasing it by a factor or 2 and subtracting it from the total weighting, we 
can also achieve the sum-out by a majority logic circuit. The resultant equivalent weighting 
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Figure 4.13: Full Adder implemented using 11-MOS technology. 
for Cout is -2 and can be implemented quite easily using an inverted value of Cout· 
Sout = majority(ain, binCin, 2Cout) (4.6) 
This means that the carry out is calculated before the sum out, as the sum out is 
dependent on carry out and must be allowed for when using designs that make use of 
this full adder. Also the propagation delay of the full adder is determined by the delay to 
calculate the sum out, which involves 31 times the minimum capacitance of the technology. 
Figure 4.13 shows the 11-MOS circuit diagram for a full adder. This implementation 
requires the use of two 11-MOS inverters with 3 and 5 gates respectively, and two standard 
CMOS inverters (to correct the logic). The output of the first (3-gate) 11-MOS inverter is 
Cout, as per the majority function defined above. Feeding the output of the first 11-MOS 
gate into a gate on the second 11-MOS inverter, which has an equivalent capacitance twice 
that of the other 3 gates achieves the desired Sout logic for the full adder. 
The layout for this full adder is in Figure 4.14. In a 2µm process this has dimen-
sions 78µm x 46µm (3588µm2). Correspondingly, a compact, transmission gate based full 
adder implemented in standard CMOS would have been in the order of 108µm x 36µm 
(3888µm 2) 2 • 
1 1 on the carry out and an equivalent 2 on the sum out. 
2Based on a later design in 0.25µm technology which measured 13.5µm x 4.5µm and scaled accordingly. 
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Figure 4.14: VLSI layout for a Full Adder implemented in v-MOS 
4.8 Simulations 
Simulation of the ADC was done with hspice from the extracted layout. A linear ramp is 
applied to the input and the 4th, 5th and 6th bits are shown. The linearity of the 6th bit 
is particularly less than optimum, but it is monotonic. It should also be noted that the 
speed of conversion is acceptable for the proposed Intelligent Pixel application. 
4. 9 Fabrication 
A small 16µm2test device was fabricated in 2µm Orbit technology and a micrograph can 
be seen in Figure 4.17. 
4.10 Conclusions 
Several component blocks are required to implement the Intelligent Pixel described earlier 
in this thesis. These primitives developed using v-MOS include a 6-bit Analogue to Digital 
converter and a full adder. The novel Muller-C element design only has application in a 
design that utilises self-timed circuitry, which although was investigated initially as part 
of this work, it was never realised, but both the ADC and Full Adder are potentially 
beneficial. v-MOS has some highly attractive benefits. The ability to utilise multiple gate 
transistors lends itself well to structures that can offer reduced space over the conventional 
ones and that the relative size in a particular technology may be substantially smaller 
than a conventional design. However, depending on the implementation logic this is not 
necessarily always the case. 
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Figure 4.15: Output of 4th and 5th bit of v - MOS ADC. 
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Figure 4.16: 6th bit of conversion for improved v - MOS ADC. 
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(a) whole chip (b) 6-bit ADC close-up 
Figure 4.17: v-MOS test chip micrograph 
Contrastingly, the use of capacitive structures does not make it easy to scale the tech-
nology and although v-MOS offers improved space savings over regular structures, this is 
only comparable in equivalent process technologies. One of the most significant drawbacks 
of v-MOS technology is the inability to scale to the high resolution sub-micron structures, 
such as 0.25µ, where v-mos circuits are not really possible and cannot compete with the 
newer technologies for area efficiency. The accuracy, sizing and availability of the capacitive 
structures mean that the use of leading-edge technologies is highly unlikely. Importantly, 
the use of capacitively coupled gates means that transistor count, which is often used as a 
measure of size, although low, is not an accurate estimate of area in v-MOS structures. 
v-mos also relies heavily on a dual poly-silicon process, neither of which make this 
technology particularly suitable for the Intelligent Pixel multimedia communicator. The 
Muller-C element however may have value in future designs , as it is tiny, relies on 3 equal 
weighted gates and if a capacitive layer were available in the sub-micron technologies it 
would be the layout of choice for self-timed circuits. 
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Chapter 5 
Area/Power Efficient Design 
Primitives 
Following on from the Intelligent Pixel description in chapter 3 on page 31, it is noted 
that the Intelligent Pixel multimedia communicator is a complex concept. The notion of 
a massively parallel architecture denotes a system design that must account for all the 
nuances of pixel level multi-functionality. Hierarchically, the system design requires an 
overall system description and simulation. This is then followed by a design and analysis 
of the block and pixel entities. Each pixel entity has a required functionality in order 
to achieve the final system design. This functionality is achieved by various low level 
instances inter-operating in accordance with the design. While these low level ''primitives" 
are relatively basic, functionally ensuring that they are designed optimally, will enable the 
concept to be effectively realised. A higher level hardware description, even if synthesised 
using the most sophisticated software available is highly unlikely to achieve the level of 
integration needed to make this concept realisable. 
The design elements must then be custom designed. The primitives that are needed are 
stipulated by the codec architecture, and as can be seen in Figure 5.1, the circuit requires 
several registers, multiplexers, an adder and numerous logical gates 
v-mos, as discussed in chapter 4 has some significant advantages, particularly in regard 
to area efficiency. However due to the inability to scale easily and the non-availability of 
a suitable technology that has small feature size as well as double poly layers, alternatives 
to the v-mos approach are required. 
A design constraint of this project is a target technology that is available and appro-
priate to use. A technology available for the prototype design was the 0.25µm process by 
United Microelectronics Corporation (UMC). Other limited choices were available, includ-
ing many of the MOSIS productions, but the main factors were the availability of a design 
kit and space in an available commercial run (TSMC had a better design kit available 
but had no run space for at least 2 years). The number of prototype devices required is 
not high, so it was decided to participate in a multi-project wafer run. IMEC through 
71 
Chapter 5. Area/Power Efficient Design Primitives 72 
..,_cau, 
.. _ca._°" 
Figure 5.1: Diagram of the IP circuit 
Well Formation Shallow Trench (STI) 
Isolation Shallow Trench (STI) 
Poly Gate N+, P+, Poly/Silicide 
Gate Oxide 50A 
N/P MOS Length 0.24/0.24 µm 
Contact /Via Size 0.32/0.4 µm 
Vr N/P MOS 0.5/-0.6 V 
Iv.sat 620/280 µA/µm @2.5V 
N /P Gate Delay per stage 40/36 ps @ 2.5V 
Table 5.1: Technology Parameters 
EuroPractice had a UMC run in August 2000 to which the basic prototype array design 
was submitted. 
Some key parameters for the UMC 0.25µm process are listed in table 5.1. Compre-
hensive hspice device models for both the N and P type transistors were provided and the 
details of these files can be found in appendix A.6 on page 178. 
A minimum size inverter was designed from the basic design kit and can be seen in 
Figure 5.2. In order to characterise the delay of the minimum size inverter, a ring oscillator 
was simulated from an extracted layout model. 
All the circuits were simulated and designed for functionality and minimal power con-
sumption [1, 2, 3] and where gains could be made without compromising the size of the 
device they were done. 
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Figure 5.2: Layout of an Inverter in UMC 0.25 
5.1 Photo Detectors 
The Intelligent Pixel paradigm is such that we develop a capture and display device which 
incorporates in-situ processing as outlined in chapter 3 on page 31. Key to this process is 
a pixelated photo sensitive component that will have the incident image focused upon it. 
This will essentially be an array of photo-detectors of some form in a matrix that will be 
then connected to some analog to digital conversion system to represent the image in the 
digital domain for subsequent processing. There are many ways of doing this ranging from 
the complex to the simple as well as a range of sensitivities. This project's focus will be 
on the simplest solution with adequate sensitivity for a multimedia application. Charge 
Couple Device ( CCD) technology has been at the forefront of detector technology until 
recently. CCD technology requires a specifically tuned manufacturing process for which 
integrating other processing elements would be tricky if not infeasible. More recently, 
especially with the newer deep sub-micron processes, CMOS is now finding its way into 
main stream imagers. Not only has this reduced manufacturing costs dramatically, as 
standard processes are now usable, but it has also allowed the integration of other logic 
systems on board and as a result this is more appropriate for the Intelligent Pixel design. 
Using CMOS processes, there are three main possible types of photo-detector elements 
(photo-transducers). The p-n junction photodiode, photo-gates and vertical bi-polar junc-
tion photo-transistors. Only two of these are given consideration in the scope of this work, 
the photodiode and the photo-transistor. 
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Figure 5.3: Photodiode construction in a typical CMOS n-well process 
5.1.1 Typical Photodiode 
74 
Depletion 
Region 
Photodiodes make use of the "photoelectric" effect (4) to convert photons into electron-hole 
pairs. The effect was discovered by H. R. Hertz in 1887. The incident radiation energy 
can break the covalent bonds holding electrons at atomic sites in the lattice if it is greater 
than the band-gap energy of the material. Silicon has a band-gap potential of l.124eV, 
and thus radiation with a wavelength less than l.lµm is capable of exciting carriers from 
the valence band to the conduction band. These "photo-generated" electron-hole pairs are 
then able to freely move in the lattice and produce a corresponding photo-current. If left 
to their own devices, however, these electron-hole pairs quickly recombine, and as carrier 
lifetimes in a typical CMOS process are in the order of 0.1 - lOµs, the electron-hole pairs 
must be quickly collected. (5) 
A typical "off the shelf" discrete photodiode has a cross section much like that shown 
in Figure 5.3. The construction uses the depth of the silicon waver to trap the incident 
photonic energy. Typically a thin p-type layer is formed on the top of the wafer by either 
thermal diffusion or ion implantation. The entire surface of the back of the device is coated 
in metal and this forms the cathode, whereas the metallisation on the top of the device 
forms the anode. Much of the top of the device is left exposed in order to allow the 
majority of the incident light to reach the p-n junction. The active area is then coated 
with protective material, which is either silicon nitride, silicon monoxide or silicon dioxide. 
This coating also serves as an anti-reflection coating. 
In the application of the Intelligent Pixel array, the typical structure is inappropriate 
as access to both the anode and the cathode is difficult due to their location on opposite 
sides of the silicon wafer. The capture circuit requires connection to both the anode and 
the cathode in order to implement the capture scheme. 
5.1.2 Quantum Efficiency 
The measure by which a photodiode can convert photonic energy to electrical energy is 
described by the Quantum Efficiency. The sensitivity of a photodiode is measured as amps 
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Figure 5.4: Photo-transistor construction in a typical CMOS n-well process 
Figure 5.5: Lateral Photodiode Construction 
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per watt of incident illumination. Quantum efficiency is related to sensitivity by equation 
5.1. 
QE = 1.24x105 .sensitivity (A/W) 
.X(nm) (5.1) 
A high quality silicon diode of optimum design, operating with ideal reflectance, crystal 
structure and internal resistance would be able to achieve a Quantum Efficiency of close 
to 80%. 
5.1.3 Noise 
With any practical circuit, there is inherent noise generated in the system. Thermal effects 
and other sources define random currents that are induced in the silicon system, without 
any external photo effects. The minimum incident light needed to generate a current equal 
to the noise current is defined as the noise equivalent power (NEP). The Noise equivalent 
power is given by the ratio of noise current to responsivity as seen in Equation 5.2 
NEP is dependant on the bandwidth of the measuring system 
Noise Equivalent Power 
Shot Noise 
Johnson Noise 
5.1.4 Models 
NEP = noise current (A) 
responsivity (A/W) (5.2) 
(5.3) 
(5.4) 
An easy way to capture the photo-generated carriers is by using a reverse biased p-n 
junction, i.e. a photodiode. By reverse biasing the p-n junction a strong electric field is 
generated in the depleted quasi-neutral region due to the carrier separation in the p and 
n regions. If photo-generation occurs in the neutral region, then the electric field quickly 
separates the generated electron/hole pairs creating a weak photo-leakage current which is 
proportional to the incident light energy. The physical construction of a photodiode is non-
complex, the only concern is ensuring that the depleted quasi-neutral region is sufficiently 
exposed to the incident light. 
There are two major techniques for using a photo diode to measure the incident light 
the diode is exposed to. The inherent capacitance of the photodiode can be used as a 
charge store, and thus effectively integrate the current induced photonic energy. This 
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Figure 5.6: Schematic model for a photodiode 
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J_ { 
Figure 5.7: CMOS imager pixel using MOS transistor as current source 
charge stored would be proportional to the intensity of the incident light and could then 
be measured. 
The other method is to use a the photo-current to charge the gate of a MOS transistor, 
which would then act as a current source defined as a function of the incident light intensity. 
This current can then be used as a direct measurement of the incident light intensity. 
The simulation model for a photodiode consists of an idea diode, an ideal current source 
modelling the photo current from incident photonic energy and a capacitor modelling the 
associated parasitic capacitance of the diode (see Figure 5.6). 
5.1.5 Physical Design 
The layout of the photodiode used in the test array has had a grid of holes etched into the 
surface. This effectively increases the recombination area and hence the sensitivity of the 
photo-detector per unit area. It is critical that the design be optimised to minimise the 
area usage so any advantages in photo-detector layout is greatly advantageous. 
5.2 Analogue to Digital Converters 
A fundamental component of the Intelligent Pixel architecture is a per pixel analogue to 
digital converter. The initial prototype run will have the photo-detector and associated 
ADC array as a separate set of structures on a separate substrate. Where there will have 
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Figure 5.8: Voltage to time ADC schematic for pixel level integration. 
been the processing component, this will just have basic logic in-out structures to test the 
functionality of the photo-detector and ADC. Because of the nature of the ADC and the 
variability in designs that we have available, and in order to determine the structure that 
would be best suited to the final application, the prototype device will trial several ADC 
types. Three designs were chosen for their suitability as a possible solution. Each met the 
necessary size requirements, though there were varied control mechanisms for each type. 
5.2.1 Type 1 - Voltage to time converter with global signalling 
This design charges the parasitic capacitance of the photodiode from Vdd via a 'reset' 
p-type transistor. This is then discharged by the included photo-current from the incident 
light. For greater incident light this current is greater and smaller for darker environments. 
The voltage across the photodiode is referenced against Vret by use of a comparator. 
The signal that is generated from the comparator occurs time T after the reset signal. 
Associated with this photodiode and comparator is a RAM cell. An external sequence 
generator generates the necessary bit sequence, and at time T, the RAM latches the current 
sequence value. Given that in a large array of photo-detectors the sequence generator can 
be common means that this generator does not have to be internal to the pixel. The 
generator is designed and constructed external to the array and the sequence values made 
available to every pixel. 
Because the sequence generated can be customised, compensation for any non-linearity 
and offset error can be easily achieved. A basic system layout for this ADC is in Figure 
5.8. 
5.2.2 Type 2 - Dual slope Ramps with comparator 
This ADC [6) makes use of two ramp generators. At time zero, the photo-detector is reset 
with a charge pulse and a sample voltage is stored on Gres· At some time t1, the voltage 
on the photo-detector which has been charge depleted by the photo current is sampled 
and stored in Csig· The two ramps are also started at this time. These "ramped" voltages 
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Figure 5.9: Dual slope Ramps with Comparator based ADC 
then adjust the reference voltages for the capacitively stored values. As Gres is greater 
than Gsig, the reference voltage for Gres is ramped down, and the reference voltage to the 
photo current depleted voltage, Gsig is ramped up. At some point, t2, these voltages will 
match as a function of the voltage difference. This signal is used in conjunction with a 
pulse counter to determine the digital value of the incident light level. 
The DAC Ramp generators are external to the pixel, but will be integrated onto the 
chip. Benefits of this approach include the fact that the system can compensate for any 
non-linearities as well as being ramp adjustable to deal with variations in lighting levels, 
temperature and any other external factors. By having a reset reference, fixed pattern 
noise effects are minimised as each pixel has its own reference level and is effectively self-
compensating. 
This ADC is potentially very noisy particularly as the comparator must be a latched 
flipflop which generates large spikes when triggered. Most implementations of this ADC 
are used on a per column or row basis. This application requires a comparator, photodiode 
and capacitors at the pixel level and thus is increasingly power hungry and noisy. However 
as the application is low rate video, and the ADC does not need to operate so fast as to 
calculate the whole row of pixels, there is a corresponding decrease in activity which offsets 
the disadvantages significantly, although not completely. 
5.2.3 Type 3 - Current to frequency converter with counter 
The basic premise for this structure is to convert the incident light into a current, which 
then will produce an output whose frequency is proportional to this current and thus to the 
incident light [7]. This is a modification of the Voltage to Frequency type ADC converter 
discussed earlier and uses a current source rather than a voltage input. 
The basic design is quite simple, and utilises the inherent capacitance of a photodiode. 
Take the supply voltage and use it to setup a reverse-biased charge across the photodiode 
momentarily. As the incident light causes a current to be induced in the photodiode, this 
causes the charge to dissipate (and thus the voltage to drop). Feeding this voltage into 
a comparator with some reference signal, means that when the voltage falls to below the 
reference voltage, the output of the comparator will switch. This switch signal is then used 
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Figure 5.10: Voltage to frequency ADC schematic for pixel level integration. 
to repeat the process by charging up the reverse-biased photodiode momentarily. The 
output switching rate of the comparator is then a function of the rate of discharge in the 
inherent capacitance of the photodiode, and as the incident light is increased, so to is the 
rate of switching. If this is sampled over a fixed period of time and used to drive a counter, 
we can get a digital representation of the incident light at that photodiode. 
5.3 Logic Structures 
5.3.1 Logic blocks 
Most other basic logic structures are required. The pretext here is to keep the floorspace 
to a bare minimum. A variety of designs are used, each befitting the need of that part of 
the circuit. The use of library elements would have provided a more secure design, but 
integrating the library gates and getting all the other tight fitting circuits to integrate was 
infeasible. As such, bare bones designs, non-compound gates and custom configurations 
were used throughout the design. 
Transmission gate based gates were used extensively due to their compact nature, es-
pecially with the multiplexers and exclusive OR gates. The de-multiplexer was marginally 
more complex then a reversed multiplexer as following gates tended to be transmission 
based and the floating non-selected output had to be defined. 
Schematics for some of the logic blocks are in the figures 5.11. 
5.4 Registers 
The most significant non-trivial design component in the IP design is the register element. 
Registers are required for the coefficient storage and manipulation, previous frame values, 
zero tree symbol storage and a few status and control features. Due to the fact that the 
register would be one of the largest single elements a compact design was sought. 
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(a) Multiplexer (b) XOR (c) Demultiplexer 
Figure 5.11: Schematic for some of the transmission gate based logic blocks. 
5.4.1 Dynamic vs Static Register Designs 
The most compact designs tend to be dynamic systems. The use of a capacitive storage 
element by all means is far more compact than any gate based feedback circuit. It is 
well known that the rate of charge leakage, although quite small is quite significant in 
comparison with the amount of charge that can be stored on these rather small featured 
gates. However the charge lifetime is insufficient to hold the data for more than a few 
microseconds. The target clocking speeds for this system will be in the same order of 
magnitude and hence these dynamic circuits cannot be used reliably. The key to a solution 
here is either to find a dynamic circuit that performs better than a few microseconds or 
determine an architecture based on static latches that is of a suitable size. If a static circuit 
can be designed that meets the space limitations, it would be preferable to an improved 
dynamic circuit. Sections of the circuit are going to be in stasis during the computation, 
much longer than any dynamic circuit can cater for, and refresh circuitry to compensate 
would need to be incorporated into the implementation. 
5.4.2 Flip Flop 
As discussed, the most important constraint for the design of the register is size. Other 
characteristics can be compromised on, as long as the design constraints are then not 
inhibiting to the implementation and control. 
The basic element to the register is the D-type flip flop (DFF). There are a large variety 
of possible designs available, the most basic of them using standard NAND or NOR gates 
to implement the generic flip-flop. These designs, although well characterised and very 
stable are not space efficient once the design is implemented in silicon. Based upon the 
back to back inverter latch, the architecture used is illustrated in Figure 5.12. This design 
also has the functionality of being able to clear the register via the clr control signal. 
This implementation consists of 4 transmission gates, two inverters, and two NAND 
gates. The transmission gates set up the two states in which the DFF operates. The first 
state is the elk = low state. In this state the output is held by the second of the back 
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Figure 5.12: Schematic for D-Type Flip-Flop with clear. 
to back inverter latches. When the clock goes from low to high, the first latch is set and 
holds the data state present at the transition of the clock. This is then connected to the 
output through one of the inverters of the second latch, which will be disabled at this 
stage. Figure 5.13(a) demonstrates this. 
On the following high to low transition the data on the first latch is transferred to the 
second of the the two latches, then disconnected with the first latch being disabled. This is 
shown in Figure 5.13(b). This means that the operation of this device is edge triggered and 
that the output is immediately made available to the following input after this transition. 
This is not equivalent to a two stage device operating on both the rising and falling clock 
edges. The data is always valid. It is important to ensure that the data does not change at 
the same time as the clock edge. A setup time will be required before the DFF is latched. 
The transmission gates require two clock signals, one 180° out of phase with the other. 
This signal turns on both the P-type and N-type transistor simultaneously. To achieve this 
clock signal, an inverter is used to create the second clock signal. This does not give an 
absolute 180° phase change due to the propagation delay of the inverter, but as the delay 
of the inverter is much less than the critical rise time of the clock signal, the operation is 
unaffected. 
The rise time of the clock signal is critical. If this rise-time is less than lOns, than the 
DFF becomes transparent before the latch becomes stable. As long as the clock loading is 
driven with buffers that are capable of suppling sufficient current to ensure the necessary 
rise-time than this implementation is feasible. Further discussion of the buffers is in 5.7.1. 
Each transmission gate is comprised of 2 minimum size transistors, the inverters require 
2 transistors, and the N AND gates 4 each. The total transistor count for this design was 
therefore 20. The architecture of the wavelet transform component of the Intelligent Pixel, 
required that these registers be able to be "cleared", hence the need for the N AND gates. 
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(a) elk= low (b) elk = high 
Figure 5.13: States of Operation of the DFF 
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Figure 5.14: Schematic for D-Type Flip-Flop (removed clear). 
These registers can be simplified further. Given that the array can be loaded externally 
via the "read" state, then the system can be set to zero by an appropriate "clear'' cycle 
loading the array with zeros. The need to have the "clear" facility within the Flip flop was 
negated, and the design can be simplified to the design in fig 5.14. This will reduce the 
transistor count to 16, and thus the final size. 
5.4.3 1-bit Counter 
One implementation of the ADC requires a counter to be present. The ADC relies on a 
series of pulses to calculate the converted value. In order to realise this, a modified register 
design would be necessary. This design would need to be able to operate both as a one 
directional shift register and an up-counter. A modified version of the two stage back to 
back inverter latches is used as is shown in Figure 5.15. 
Counter mode 
The register/ counter can be in either of two states, count or shifting. The mode of operation 
is defined by the sft/cnt signal. When low, the counter/register is in count mode. Figure 
5.16(a) simplifies the circuit when in this mode of operation. For the least significant bit, 
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Figure 5.15: Schematic for area efficient Counter/Register. 
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(a) Counter mode (sft/cnt = low) (b) Clocked mode (sft/cnt = high) 
Figure 5.16: Register in Counter and Shift modes 
the clock is used as the Dcount and the complement as Dcount· For each subsequent bit, 
Dcount is connected to Dout of the previous significant bit register (and similarly Dcount 
and Dout)- Figure 5.18 shows the interconnection required for an N-bit counter/register. 
For the LSB, when Dcount is high one side of the latch, depending on the state of I (and 
1), is connected to ground and the value of Dout will be the complement of I (i.e. if I 
is high, then Dout will become low and vice versa). When Dcount goes low, the value of 
I will be the complement of Dout as defined by the other latch. This means that during 
one complete cycle of Dcount, Dout will be toggled (i.e. become high if low or low if high). 
Cascading this through N-bits completes an N-bit counter. 
Register Mode 
When sft/c:nt is high, the device operates as a register element. Similarly to the description 
of the counter mode, when elk is high, I follows Din and when elk goes low, Dout follows 1. 
In this manner, during the course of one complete clock cycle Dout mimics Din· Cascading 
these element with Dout of a higher order bit connected to Din of the lower order bit, 
completes the design for a shift register. 
Points to note 
• This counter does not have a 'reset'; the counter will start at whatever value is 
currently stored in the register. 
• The counter is only able to count up. 
• The power consumption is slightly greater than the register design proposed earlier 
due to the 'snap' transistors that force the storage cells to their new state. 
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Figure 5.17: Layout of Counter/ Register 
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Figure 5.18: Cascaded register cells 
5.4.4 Register 
These 1-bit register cells can be cascaded to implement a multi-bit register element as 
diagrammed in Figure . 
Three registers are needed in this implementation of the Intelligent Pixel. Two registers 
are 6-bits and one is 9 bits. The two six-bit registers are relatively non-complex, and will 
shift only right and must be capable of being disabled on demand. The 9 bit register has 
some added complexity in order to perform the quantisation 
5.4.5 Constraints 
The unique requirements of this design necessitate a differing set of priorities than that 
used in ASIC or other more conventional implementations. As is the case in most designs, 
the smaller the better, notwithstanding performance. This design places added weighting 
on the size of the implementation, followed by functionality and then performance. In 
summary, we want the smallest design that will work, and that aside, any reduction in 
power consumption is a bonus. The issues associated with power consumption can be 
understated as the circuit is intended to be operated at very reduced clock speeds, and 
this will correspondingly scale any dis/advantages in average power consumption. However, 
as there will be quite a number of these devices switching almost simultaneously there will 
be instantaneous power issues that will need to be considered in depth. 
In order of design consideration weighting we have the following 
1. The device must be operational at the target clock speed. 
2. The design must be as small as feasibly possible in order to maximise potential 
resolution. 
3. The instantaneous power consumption of the design must not cause operational fail-
ure when the maximum number of pixels are functional. 
4. Any gain in average power consumption is of benefit. 
5. 5 Full Adder 
The Wavelet architecture described in requires the use of a serial based 1-bit CMOS full-
adder. A modified simple structured transmission gate full adder based on commonly used 
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a b c_ 1 I a EB b c s a b c_1 I c s 
0 0 0 0 0 0 0 0 0 0 0 
0 0 1 0 0 1 0 0 1 1 1 
0 1 0 1 0 1 0 1 0 1 1 
0 1 1 1 1 0 0 1 1 1 0 
1 0 0 1 0 1 1 0 0 0 1 
1 0 1 1 1 0 1 0 1 0 0 
1 1 0 0 1 0 1 1 0 0 0 
1 1 1 0 1 1 1 1 1 1 1 
Adder Subtracter 
Table 5.2: Adder Truth Table highlighting simplification for implementation 
designs (8, 9, 10] is used in this implementation. There is no need for any adder complexity 
such as carry calculations (look-ahead, or propagation), as this is a single bit serial adder. 
Thus the design was kept to a minimum. 
Functionality 
A brief look at the required functionality is given below, primarily as a variation is required 
in order to cater for both an adder and subtracter in a serial architecture. Table 5.2 give 
the basic adder and subtracter functionality, with a view to simplification. 
In order to simplify the design and reduce the number of gates, aEBb is evaluated initially 
and the result determines the output of two multiplexers. When aEBb = 0, then S = Ginand 
Gout = B. When a EB b = l, S = Gin and Gout = Gin· The implementation consists of an 
XOR gate controlling the two multiplexers. The outputs S and Gout are then generated 
accordingly. This approach simplifies the implementation of the XOR quite significantly. A 
potential area of concern is the added propagation delay incurred by the initial evaluation 
of a EB b, and the resultant error that may be present on the output during this delay, 
which if not correctly latched may induce an unwarranted glitch. The schematic for this 
full adder is shown in Figure 5.19 with the corresponding layout in Figure 5.20. 
Addition operations within the IPs were designed to be achieved serially. This has the 
advantage of reducing the amount of area required to implement the addition, at the cost 
of reduced speed. However, as each pixel element is processing independently, we have 
ample time to implement the adder in this manner. 
Simulations of this adder implemented in the UMC 0.25µ technology show that the 
performance is more than adequate for the allowed time to perform the addition. In order 
to propagate the carry bit between bit pairs in the summation, a single element register 
is used to hold the carry bit from the previous operation. The implementation of this 
component is a simple D-type flip-flop. 
----
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Sum 
Cout 
Figure 5.19: Schematic of the implementation of the full-adder 
Figure 5.20: Implemented Layout of the implementation of the full-adder 
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Figure 5.21: Improved Adder Cell 
Improved Design 
Since the development of this prototype, some work has been done on improving the 
power and size performance of 1-bit full adder circuits[ll]. In any second prototype and 
subsequent designs this circuit would be preferable to the one that was implemented in 
the initial prototype. However it would be prudent, once functionality was determined 
with the current full adder structure to refrain from significant departure from the design 
and instead place test structures on further fabrications before inserting them into an 
operational design. The schematic for this improved design is in Figure 5.21. 
The new design has marginal power and delay improvement. An 8.5% improvement in 
power and 8% improvement in delay gives an estimated power delay improvement of about 
16% and over the scale of any intended production device, it would be of some benefit. 
Adder as a Subtracter 
The Intelligent Pixel array, which will use as its basic transform function the triangular 
wavelet, requires the use of a subtraction circuit. The architecture developed and imple-
mented solved this problem by conventional two's complement methodology. By inverting 
one of the inputs to this adder, while utilising an initial carry bit of 1, the subtracter was 
effectively implemented. In the prototype that is developed, this is the implementation 
that is used in the Intelligent Pixel array. 
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Most references to subtraction [9] use a full adder in this manner with good reason. 
Many implementations of multiple bit adders include at least one full adder per pair of 
bits and the carry bits are cascaded through various stages. There are possible amend-
ments [12] to this ripple structure [10] to improve the efficiency of multiple bit adders, but 
fundamentally, there are multiple instances of the full adder. This lends itself well to using 
the structure involving setting the carry bit on the least significant bit to 1 due to the 
simplicity of implementation. 
The requirements for the Intelligent Pixel array are quite different. In this application, 
the addition and subtraction will be done bit-serially, with the resulting carry bits being 
fed back. In this case an adder circuit that does not require the use of the initial carry bit 
is highly beneficial. The modification lends itself to a slight reduction in overall area, but 
most importantly, the elimination of the global control signal to facilitate the initial carry 
bit. 
The logic for a Full Adder for the Sum (s) and Carry Out (c),where a, b & c_1 (carry 
in) are the inputs, is fairly rudimentary. 
s=aEBbEBc (5.5) 
c = ab+ bc+ac (5.6) 
Whereas for the Subtracter, the logic is (where c is now the borrow bit) 
s=aEBbEBc (5.7) 
c = ab+bc+ac (5.8) 
Although rudimentary and trivial in its derivation, the salient feature is that the only 
functional difference between the architecture for a full adder and full subtracter is in the 
calculation of the carry /borrow bit. What is also visible is that the difference between 
implementations is the inversion of one of the input values to the carry calculation logic. 
5.6 Zero Tree Entropy Encoder Primitives 
The Zero Tree Entropy (ZTE) Encoder is a dual pass encoder that performs a single sym-
bols and coefficients pass before transmitting the contents of the array. Symbols for all 
pixels are generated via a pixel based self classification circuit. A highly parallel signif-
icance tree propagation topology is used to determine the significant symbols within a 
sub-block. The coefficients however do need to be quantised prior, as the ZTE does not 
successively approximate. In order to realise this, a system for significance identification, 
symbol/ coefficient extraction is required and achieved through the use of two array buffers. 
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Figure 5.22: Magic Layouts of Full Adder-Subtracter 
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Figure 5.24: Zero-tree Entropy Encoder (per pixel) 
Gate Drain/Source 
Width 0.6 X 10-o 0.6 X 10-o 
Length 0.24 X 10-6 0.76 X 10-6 
Area 14.4 X 10-l:l 45.6 X 10-I:l 
Periphery Unneeded 2.72 X 10-6 
Table 5.3: Parameter of the MOS transistor. 
The benefit of the ZTE as an encoding scheme is that this hardware implementation is 
straight forward and relatively easy to design. From Figure 5.24 the most complex elements 
are going to be the 1-bit registers, which will be as the discussed previously. 
5. 7 Clocking 
5.7.1 Buffer Design 
In order to meet the control requirements, each global control signal is fed to all pixels in 
the array. The pixel array contains 1024 pixels, and the control signals may go to multiple 
locations, giving a differing fan-in depending on the control signal. The fan in and the 
associated extracted capacitance are given in Table 5.5 on page 95. 
In order to calculate the required buffer drive capacity, the optimum buffer solution for 
each control signal needs to be calculated. The parameters for a basic layout of an inverter 
using the 0.25µm UMC technology are listed in Table 5.3. 
The total delay for an n-stage buffer is given by 
natd = ln(R) ln(a) td 
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Parameter Description Value 
CJ the zero-bias capacitance per junction area 0.0009270704 F/m'/, 
CJSW the zero-bias-junction capacitance per junction periphery 1.812878e-10 F/m 
MJ the grading coefficient of the junction bottom 0.366258 
MJSW the grading coefficient of the junction sidewall 0.2087197 
VJ the junction potential 1.25 V (half Vdd) 
PB the built-in voltage 0.801479 V 
tax Oxide thickness 5.5e-9 m 
Table 5.4: UMC 0.25µm process parameters. 
where R = ~and td is the average delay of an inverter driving another identically 
sized inverter. 
The optimum stage ratio a can be determined by 
k+aopt 
aOUt = e Oopt 
where k= ~ Cgate 
Cgate = Cg(intrinsic) + Cg(extrinsic) 
where Cg(intrinsic) = w XL X Cox and 
Cg(extrinsic) = (W X Cgso) + (W X Cgdo) + (2L X Cgbo) and 
Cox = c:oc:tsio2 where eo ~ 3.9 and esi02 = 8.854 x 10-14and ox 
( ( VJ)-MJ . ( VJ)-MJSW) Cdrain = Csource = Area X CJ X 1 + PB + Periphery X CJSW X 1 + PB 
where the technology parameters are listed in Table 5.4. 
The required buffer drivers for the 32 x 32 array are calculated and also listed in table 
5.5. The optimal gate ratio was calculated to be about 3. 
Layouts for the 2 and 4 stage buffers to be used in the design for their compactness 
are shown in Figure 5.25. These buffers are with an inverter cascade ratio of 4:1. It was 
deemed unnecessary to design optimal gate ratio buffers as this project was designed to 
clock slowly and the floor space was more pressing a slightly increased inverter drive ratio 
was utilised. 
5.8 Conclusions 
Several designs for the ADC, coupled to the photo-detector, are described that were pro-
totyped for testing and experimentation. Standard primitives required by the Intelligent 
Pixel architecture are explored and characterised. Several modifications to standard de-
signs were required to meet the floor space requirements, especially in the area of the 
register/counter design and full adder layout. A modified bit-serial adder is put forward 
in order to reduce the overall signal complexity. An estimation of the driver requirements 
for the global control lines was made and this was incorporated into the prototype that 
has been fabricated. 
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Fan In Signal Fan In (DWT) Fan In (ZTE) Lumped Capacitance Fan In Cap Total Cap Total Cap (Array) N(ao~) N(a=4) dday 
1 Addc 1 0 3.78927e-14 2.696e-15 4.059e-14 l.298843e-12 6 5 2.22e-09 
1 Cycle RO 1 0 4.0136e-14 2.696e-15 4.283e-14 l.370629e-12 6 5 2.22e-09 
1 EnRO BAR 1 0 8.26569e-15 2.696e-15 l.096e-14 3.507788e-13 5 4 l.78e-09 
4 EnaWe Rl R2 3 0 5 .80854e-14 8.088e-15 6.617e-14 2.117563e-12 6 5 2.22e-09 
5 FZTR 0 4 5.0014e-14 l.078e-14 6.0Se-14 l.945555e-12 6 5 2.22e-09 
1 Hid MSB 1 0 l.21966e-14 2.696e-15 l.489e-14 4 .765679e-13 5 4 l.78e-09 
4 LoadRO 2 0 2.81265e-14 5.392e-15 3.352e-14 l.07260le-12 6 5 2.22e-09 
8 Load R1R2 R4R5 4 4 4.01504e-14 2.157e-14 6.172e-14 1.975027 e-12 6 5 2.22e-09 
7 LR 7 0 2.44218e-14 l.887e-14 4.329e-14 l.385435e-12 6 5 2.22e-09 
4 RC 4 0 l.40029e-14 l.078e-14 2.479e-14 7.931997e-13 5 5 2.22e-09 
5 StreamOut 4 0 3.44933e-14 l.078e-14 4.528e-14 l.448893e-12 6 5 2.22e-09 
2 Sub 1 0 l.15881e-14 2.696e-15 l.428e-14 4.570959e-13 5 4 l.78e-09 
6 SymlO 1 4 7.79271e-14 l.348e-14 9.14le-14 2. 92505le-12 7 6 2.66e-09 
1 From Above 1 0 6.20384e-15 2.696e-15 8.9e-15 2.847996e-13 5 4 1.78e-09 
1 From Below 1 0 4.01172e-14 2.696e-15 4.28le-14 1.370027e-12 6 5 2.22e-09 
1 From Left 1 0 7.6250le-15 2.696e-15 l.032e-14 3.30277e-13 5 4 l.78e-09 
1 From Right 1 0 2.9815le-14 2.696e-15 3.25le-14 l.04036e-12 6 5 2.22e-09 
5 G Clk 5 3 6.2055e-14 2.1569e-14 8.3624e-14 2.6760e-12 6 5 2.22e-09 
12 G Enable 5 1 8.6599le-14 l.618e-14 l.028e-13 3.288832e-12 7 6 2.66e-09 
2 H Enable 0 2 2.44475e-14 5.392e-15 2.984e-14 9.548735e-13 6 5 2.22e-09 
2 V Enable 0 2 2.4365e-14 5.392e-15 2.976e-14 9.522335e-13 6 5 2.22e-09 
3 HP Col In 1 0 2.lll52e-14 2.696e-15 2.38le-14 7.61963le-13 5 5 2.22e-09 
- -
3 HP Row In 1 0 l.31566e-14 2.696e-15 l.585e-14 5.072879e-13 5 4 l.78e-09 
ZTE CIN 0 3 2.44488e-l 4 8.088e-15 8.088e-15 2.588302e-13 4 4 l.78e-09 
2 ZTE PSIN 0 2 3.67799e-14 5.392e-15 4.217e-14 l.3495le-12 6 5 2.22e-09 
1 ZTE SSIN 0 1 2.40245e-14 2.696e-15 2.672e-14 8.550607e-13 5 5 2.22e-09 
Table 5.5: Fan in for Control signals into each pixel 
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(a) buffer 2 (b) buffer 4 
Figure 5.25: 2-stage and 4-stage Buffers 
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Chapter 6 
Array Processor 
6.1 Prototyping a solution 
The objective of this work is to determine an effective working solution to enable use of the 
Intelligent Pixel architecture in a multi-media application incorporating in-situ image cap-
ture and processing. Consequently the project was divided into two functional prototypes, 
one to test capture technology, the other to test processing capability. The selected tech-
nology is the UMC group's 0.25µm 2.5V, single poly, five metal (1P5M), P-type substrate, 
twin well CMOS digital process [1, 2]. Thus two prototypes were designed, fabricated and 
tested, the capture prototype and the processing prototype. 
This chapter described the process of putting both these designs together. The capture 
prototype is described briefly for completeness, but was not the focus of this work. The 
processing prototype is described, defined and the process of controlling it detailed. A com-
prehensive VHDL description of the prototype was developed from which the functionality 
was defined and tested. Each of the primitives were comprehensively simulated individu-
ally, so that the VHDL description can be reasonably assumed to functionally match the 
final layout. The full pixel description in VHDL is given in appendix A.4. 
6.2 The Capture Prototype 
The capture prototype consisted of three differing types of ADC in order to test their 
functionality with respect to the following criteria: 
• Power consumption/ dissipation 
• Complexity of control structure 
• Susceptibility to noise (both spatial and temporal) 
The prototype was a 32 x 32 array divided into 4 quadrants. Three of the quadrants consist 
of a 16 x 16 array of the photodiodes with one of each of the three ADCs under scrutiny. The 
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Figure 6.1: Layout of the voltage to time converter with global signalling based ADC 
forth quadrant had a test variation where each pixel contained multiple photo-detectors 
with one of the ADC designs (voltage to frequency converter). It was expected that this 
would increase sensitivity as well as improve the capture fill-factor. This layout also allowed 
limited testing of other parameters such as the fixed pattern noise due to spatical variations 
in the process and any other process induced artifacts. 
The layout was such that the pitch of the photo-detectors matched that of the system 
which would include the processing circuits. In the area where the processing functionality 
was to be finally allocated, a multi-purpose shift register/ counter was placed to facilitate 
the basic testing of the photo-detector array. The design of this register was a standard, 
well-known and documented structure to ensure reliable functionality in order for the 
testing of the photodiodes and ADCs to be made. To extract the data, the array is 
reconfigured such that the registers combine to form a single, large shift register in which 
the data can be extracted in a 'zig-zag', row-column, format. The premise here is that the 
testing of the functionality of the capture components could be performed reliably without 
having to use a prototype processing section, the operation of which had yet to be verified. 
To perform a complete test cycle, it is necessary to independently characterise the 
photo-detectors, testing their dynamic range and spectral responsiveness. Independent 
testing of the ADC circuits describing the transfer functions is also required. To facilitate 
this basic testing, various test structures, including photodiodes and isolated ADCs (with 
external inputs) were placed along one edge of the array and connected to pads accordingly. 
Layouts for the voltage to time converter and the dual slope ramp with comparator are 
shown in figures 6.1 and 6.2 respectively. 
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Figure 6.2: Layout of the Dual slope Ramps with comparator based ADC 
6.3 The Processing Prototype 
The final wavelet transform architecture is depicted by Figure 6.3 on the following page. 
The blocks that define this architecture are three registers RO, Rl, R2 and a serial based 
full adder. The data switching paths are controlled by a series of MUXs of which one is a 4 
way, which defines the processing path from the nearest neighbours. 8 other MUXs switch 
data internally to the pixel. A single latch is required in the calculation of the significance 
ID. Register RO is a 9-bit register which is an eight bit register with a 'half' bit cell for 
synchronisation that can be bypassed during the data load and extraction cycles. 
The zero tree component given by Figure 6.4 on the next page has 2 1-bit registers for 
the symbol storage and a single register to prevent transparency during the ZTR formation. 
The layout of a single pixel required economical use of the available floor space. The 
photo-detector was decided to be 15µm x 15µm. The associated ADC was then given an 
allocation that was the same height as the photo-detector, extending to the breadth of the 
pixel. For sizing, the most defining component is the 9-bit register RO. The 9-bit layout 
in Figure 6.5 illustrates this. Also noticeable is that the clock rails that extend along the 
bottom of the layout do not extend to the MSB. This is for the 2's complement calculations 
requiring the continuity of the sign in which the MSB must remain constant. 
The layout of the 9-bit register is just over 75µm wide, and this would define the width 
(and the height as the pixel is square) of the Intelligent Pixel. Inclusion of a zone for 
routing global and other signals throughout the array extended the pixel size to 80µm, 
giving about 5µm for multi layer routing paths. The ADC is allocated a space of 60µm 
by 15µm and the processor is 75µm by 60µm . Figure 6.6 illustrates this in more detail. 
Due to the large need for routing (especially with the ZTE N-Block and global signals), 
the 5µm was insufficient, so it was decided to leave a layer 2 metal (metal2) corridor 5µm 
wide vertically through the pixel for any signals that could not be routed by other means. 
Putting all the components together, the final layout for the pixel looks like that in 
Figure 6.7. Abutting signals allows for correct signal matching when tessellating the pixel 
over the whole array 
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Figure 6.4: Zero Tree Entropy Encoder Circuit 
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Figure 6.5: 9-bit register layout 
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Figure 6.9: Scale Architecture 
6.3.1 Scales 
Subsequent scales are only performed on the low pass component (in both the horizon-
tal and vertical directions). With the interleaved architecture, to get to the next scale, 
alternative rows and columns are disabled. When disabled, the pixel is essentially 'trans-
parent', such that the data from the adjacent pixel in operation is directly transferred to 
the output without affecting any of the internally stored values. To achieve this a vertical 
enable and a horizontal enable signal run the entire row/ column of the design. The pixel 
is only operational (non transparent) when both the vertical enable and horizontal enable 
signals are high. The optimal scale depth which trades complexity versus performance 
has been determined to be 3 from extensive simulation [3]. The architecture in Figure 
6.9 implements this 3-scale functionality. The intersection of the high signals defines the 
operational pixels. 
6.4 Routing 
6.4.1 Inter-Pixel Routing 
The repetitive structure of the pixel array means that routing placement would also benefit 
from a regular layout. The requirement for efficient area usage also meant that the routing 
area adjacent to each pixel was not allocated a significant portion of the available space. 
Horizontal routing used the 1st and 3rd metal layers (metal and metal3), whereas the 
vertical routing used the 2nd and 4th layers (metal2 and metal4). This adjacent routing 
area was used primarily for global signals and other non-inter-pixel signals. This meant 
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that some of the inter-pixel routing would need to be done across the pixel structures itself. 
To achieve this the layout and internal wiring of the pixel reserved a routing corridor in the 
vertical direction ensuring that some metal2 was available in the centre region of the pixel 
in the vertical direction. This meant that only limited use of vias to Vdd and GND in this 
region was permitted when unavoidable. The corridor was used for additional routing and 
would often extend over several pixels. Figure 6.6 illustrates these areas. Power routing 
consisted of horizontal Vdd rails in metal3 and vertical GND distribution using metal4. 
Most of the requirement for power was achieved by use of stacked vias available in this 
process that would extend through to either layer as appropriate. 
At the macro level, each 8x8 block was identical, as this was the extent of the scale 
routing. 
6.4.2 N-Block Routing 
The parent, child and sibling relationships defined by section 2.8.4 on page 23 and give 
that the data is arranged in a nucleic structure following the wavelet transform means that 
the implementation of the ZTE required its own set of routes native to the N-Block. These 
routes are fixed within the N-Block for a particular depth of scale, 3 in this case, and are 
limited to an 8 x 8 pixel repetitive structure. The use of some of the vertical routing space 
adjacent to each pixel gives a layout described in Figure 6.11. The special cases of pixels 
with either no parents at the top of the tree and pixels with no children at the bottom of 
the tree have their inputs directed to GND via a stacked via. 
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Figure 6.11: N-Block Routing of the processing prototype 
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6.5 Control 
The prototype device has limited control capability. A minimum number of signals were 
selected to drive the array in such a way as to perform the coding and decoding cycle. 
The external signals as defined in appendix 6 on page 99 are to be stimulated via the I/0 
interface from the test frame. Simulations of the operation of the control cycle have been 
carried out and are defined by the VHDL test bed listed in appendix A.5 on page 164. 
Spice/Calibre simulations using the pixel description in appendix A.7 on page 194 confirm 
this operation. A description of the control signals used by this prototype device is listed 
in the table in appendix A.3 on page 154. 
6.5.1 Operation Cycle for Capture Encoding 
The operation cycle for capture has a number of stages. These stages are all quite quick, 
each requiring only a few clock cycles. A description of the various modes and the state of 
the control signals required to setup the state as well as the operations required to complete 
the capture cycle are as follows: 
1. Reset 
2. Pixel load 
3. Motion difference calculation 
4. Perform forward wavelet transform 
5. Quantise the coefficient data 
6. Generate significance bit ( determining whether coefficient significant or not) 
7. Generate the symbols and normalise the coefficient 
8. Inverse transform for motion estimation synchronisation 
9. Motion summation 
Reset 
The first operation to be performed on the pixel array is a reset cycle. In order to satis-
factorily reset all the critical internal registers, the following signals are setup. 
Rst <= 1; 
VEnable <= O; 
HEnable <= O; 
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Figure 6.12: Data path for Load cycle. 
(setting HEnable and VEnable high for one clock cycle causes the internal GEnable signal 
to be low resetting ZID, the storage bit in the Full Adder and both registers in the Zero-Tree 
section.) 
After one clock cycle the reset signal is set low and VEnable and HEnable are setup 
for normal operation. 
Rst <= O; 
VEnable <= 1; 
HEnable <= 1; 
In the prototype design the reset signal does not reset the internal registers. A register 
reset signal was not implemented because of the added complexity and the lack of available 
time. The register reset is not essential to operation as an equivalent reset is achieved by 
setting up a load cycle where all the inputs are set low and then clocked adequately to 
cascade through all the registers. For a working design it is recommended that the full 
reset circuitry be implemented so that the reset process should take no more than one 
clock cycle. Also important to note is that the reset cycle on the prototype, although 
much longer than one clock cycle, is not excessively inhibitive to real-time operation, as 
the array is only 32 registers high, not 144 as would be the case in a production design. 
Phase 01 - Pixel Load 
The prototype device has no photo-detectors, and hence no ability to capture an input 
image. In order to test the operation of the forward transform, the array must be loaded 
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via an external source. This load cycle requires the data path to be setup, followed by 
the data being sequentially clocked into the registers. This would be equivalent to part of 
the process required to decode an incoming transmission stream in which the data from 
the remote communicator needs to be loaded into the array, followed by processing and 
display. Thus this process is one that is an inherent capability of the device and is not a 
specialised test feature. To enable the correct data path for the test array, the following 
signals are setup: 
EnRO <= 1; (Enable the main register RO) 
LoadRO <= 1; Bypass the half bit register. 
LR<= 1; 
RC<= 1; 
Setting LR and RC to low ensures that the data comes from the pixel below. In the case 
of the bottom row of pixels, this will be fetched from the I/0 pads on the test IC. This 
in effect turns the entire array into a series of parallel shift registers cascading from the 
data_out of one pixel to the data_in of the pixel above. To load the array, the clock is 
applied through the necessary number of clock cycles to load the entire array with the 
relevant data values. (i.e., number of rows x 8). The data must be setup well within lOns 
of the positive clock edge. The data path that is setup is described by the bold lines shown 
in Figure 6.12 on the page before. 
Phase 02 - Motion Difference 
The motion compensation scheme implemented in this Intelligent Pixel processing array, 
consists of a frame difference. The difference between the current and the previous frame 
is determined and is encoded by the zero-tree wavelet algorithm. In order to determine 
the difference frame, the previous reconstructed frame is stored in one of the two storage 
registers. One register is used for the outgoing image sequence stream, the other the 
incoming stream. This difference frame is calculated as the first step after the data is 
loaded into the primary register. The difference is calculated by using a twos complement 
bit serial adder, which forms part of the architecture. This bit serial adder has a controllable 
bit inverter (XOR gate) at one of its inputs, and a carry input bit which is held high for 
the first clock cycle in order to obtain the correct twos complement resultant. The first 
stage of this operation requires that the following signals be setup: 
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Figure 6.13: Data path for Motion Difference mode 
EnRO <= 1; 
CycleRO <= 1; 
LoadRO <= O; 
Hld_Msb <= O; 
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This is then followed by a single clock cycle in order to shift the data one bit to the right 
into the half-bit precision register. This is needed in order to ensure that the data which 
are concurrently presented to the full adder from both registers are synchronised. If this 
is not done then the data representing the current frame would lag by one bit (which 
would produce an erroneous result). CycleRO is high and Hld _ MSB low to ensure that 
the half-bit is loaded into the MSB of the data register. 
The first bit of the subtraction is unique, requiring that the carry-bit be set high for 
this clock cycle ensuring the correct twos complement calculation. The required signals for 
this clock cycle are setup as: 
CycleRO <= O; 
EnR1R2 <= 1; 
LoadR1R2_RZSym <= O; 
Streamout <= l; 
Sub<= 1; 
LR<= 1; 
AddC <= 1; 
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AddC is used to setup the carry bit for the first clock cycle of the subtraction. Streamout is 
used to determine whether it is the incoming or outgoing stream that the motion difference 
is being performed on. In the case of the incoming stream, Streamout is high, which selects 
Rl as the frame storage register. LR, in conjunction with EnR1R2 enables the registers 
Rl and R2 selected by the DeMUX. Register Rl is cycled LSB -> MSB, by way of the 
input multiplexer which is setup by LoadR1R2_RZSym being low. CycleRO, EnR1R2 and 
LoadRO setup the data path such that the output of the full adder is fed to the MSB of 
the main register RO, while the LSB of both registers RO and Rl are fed to the input of 
the full adder, with the bits from Rl being inverted as selected by Sub. The clock is then 
applied with these signal conditions for one clock cycle. 
For the remaining 5 bits of the previous frame register, the subtraction is completed 
with AddC being low. The necessary carry bit from the previous bit of the operation is 
stored in the 1-bit register R3. 
AddC <= O; 
Setting LR to zero for two clock cycles enables the completion of the RO cycle, which has 
an additional 2 bits, while maintaining the storage registers in a constant state. The data 
paths for the motion difference operation is described in Figure 6.13 on the preceding page. 
Phase 03 - Forward Wavelet Transform 
The data path used in the following description is shown in Figure 6.14 on the next page. 
The two dimensional forward transform is performed one dimension at a time. in the 
horizontal direction, the odd indexed (1,3,5, ... ) pixels are the low pass component of 
the transform. The values in these pixels are left unmodified. The even indexed pixels 
(2,4,6, ... ) are the components of the high pass sub-band and need to be computed as per 
the triangular wavelet transform. For the high pass pixels the control signals HP_ Col_ in 
and HP Row in are set as: 
HP Col In <= '1 '· 
- - , 
HP Row In<= '1'· 
- - , 
Setting HP_ Col_ In high and HP_ Row_ In high propagate the filter control mechanism. 
Taking one dimension, say the vertical, then HP_ Col_ in will be high for an 'active' high-
pass pixel. This is governed by the presence of a high on G _ Enable. If G _ Enable is high 
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Figure 6.14: Data path for the Forward Wavelet Transform 
then the HP_ Col_in signal is inverted in an 'active' pixel. Starting with the topmost 
row, a high is setup on this control line, which propagates inverting through every 'active' 
pixel, bypassing any 'transparent' pixels, defined by current scale of the operation. By this 
mechanism, every alternative 'active' pixel constitutes part of either the high pass or the 
low pass set of coefficients. The resultant high and low pass components of the transform 
are interleaved. The following signals are held following settings for the entire duration on 
the forward transform. 
EnR1R2 <= 'O'; 
LoadRO <= 'O'; 
Hld_Msb <= 'O'; 
The next several steps are for the row dimension and are repeated later for the column 
dimension later in the cycle. In order to multiply the high pass value by two, relative to 
the adjacent (low-pass) pixels, the high pass pixels are held while the value in the low pass 
pixels is shifted one bit to the right. By setting EnRO low (with G_Enable being high) 
only the high pass pixels are disabled. By then applying one clock cycle to all the high 
pass pixels they can be set to twice their value relative to the low pass pixels. By setting 
CycleRO to high it can be ensured that the LSB is zero from the half-bit register. This 
register is set to zero ( cleared) when EnRO is low and the pixel is a low-pass pixel. 
EnRO <= O; 
LR<= O; 
RC<= O; 
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Figure 6.15: LP Shift Right 
CycleRO <= l; 
This signal is applied for one clock cycle, performing the one bit shift right. 
The next part of this operation is to perform the subtraction from the left. This will 
complete Yi = 2xi - Xi-1 of equation 3.2 on page 42, where Xi is the current value which 
is twice that of the value of the pixel to the left (xi_ 1). The signals are setup as: 
EnRO <= '1'; 
CycleRO <= 'O'; 
RC<= 'O'; 
LR<= 'O'; 
Sub<= 'l'; 
AddC <= 'l'; 
left_in <= '1'; 
The AddC is held high for only one clock cycle to perform the first bit of the subtraction. 
AddC is then held low for the remaining 8 clock cycles. 
AddC <= '0'; 
In order to reset the carry bit, G _ Enable must be set low for one clock cycle. This is 
achieved by setting HEnable and VEnable low 
HEnable <= '0'; 
VEnable <= 'O'; 
After one clock cycle, both HEnable and VEnable return to the high state to continue 
processing, now with the carry bit of the full adder set low. 
HEnable <= 'l '; 
VEnable <= '1'; 
The other half of equation 3.2 on page 42, requires a subtraction from the right. RC and 
LR are thus setup to pipe the output of the right pixel to the input of the adder. 
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RC<= 'O'; 
LR<= '1'; 
AddC <= '1'; 
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Figure 6.17: Rotate Pixels back to scale. 
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Not forgetting that for the first clock cycle AddC must be held high for the twos complement 
operation. 
AddC <= '0'; 
AddC is returned to a low state to continue the subtraction. 
This is repeated for the pixels above and below. The low pass pixels are rotated by 7 
and the high pass pixels by eight to get the low pass pixels scaled normally relative to the 
high pass pixels. Effectively this multiplies the low pass pixels by two with an equivalent 
one bit shift to the left. 
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This process is done each time between the above and below cycles in order to reduce 
rounding errors that may be introduced into the calculation. So we set the following signal 
and clock accordingly. 
CycleRO <= '1 '; 
After clocking all the pixels for seven clock cycles, this will effectively shift all the values 
one bit to the left. The setup of the following two signals will cause only the high pass 
pixels to be shifted one more place to the right, ensuring that the correct relative scale is 
achieved. 
EnRO <= 'O'; 
LR<= 'l'; 
This is all then repeated for the column dimension from the point above where it was 
indicated that the row cycle began. The only change is that RC is set high, and LR now 
become a signal to select from above or from below. 
Phase 04 - Quantisation 
Quantisation is implemented by a shift of the data to the right, scaling it accordingly. 
The level of quantisation in this implementation is binary and differs from scale to scale 
determined by the best simulation performance for common image sequences resembling 
the target application. This simulation is done externally to the test, but the functionality 
has been implemented. The implementation relies on the rotation process of register RO 
( through RO_ 1). The control signals required are: 
EnR1R2 <= 'O'; 
LoadR1R2_RZSym <= 'O'; 
Streamout <= 'O'; 
Sub<= '0'; 
EnRO <= '1'; 
CycleRO <= '1'; 
LoadRO <= 'O'; 
As RO rotates right, and in order to maintain true twos complement arithmetic ( as the 
coefficients may be negative), the most significant bit is held high for n clock cycles where 
the quantisation level is 2n. 
Hld Msb <= '1'· 
- ' 
Clock for n clock cycles.q 
The register must be cycled through the complete 9 bits to ensure that there is no 
scaling. So, 
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Hld Msb <= 'O'· 
- ' 
Clock for (9 - n) clock cycles 
Sub-band coding 
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Both phase 4 and phase 5 are repeated for each sub-band. In each succession, En_2, then 
En_ 1 and En_ 0 are disabled in turn. With each stage all of the low pass bands are disabled 
and operation continues on the high pass band. Different levels of quantisation are applied 
as appropriate. The prototype has no adaptive quantisation control, so it is a matter of 
experimentation to determine an appropriate quantisation level for each sub-band. 
Phase 05 - Significance Bit Generation 
The first step in the zero tree encoding scheme is to determine if the coefficient is still 
significant after quantisation. The significance identification architecture presented in Fig-
ure 3. 7 on page 45 is utilised, but we need to pass all bits of RO past the XOR of the two 
LSBs. 
Chapter 6. Array Processor 119 
A ZID significance is generated if the entire register is either all O's or all l's (twos 
complement quantisation includes the case where all are l's). This ZID register needs to 
be reset in order to process the ZID bit significance. 
HEnable <= 'O'; 
VEnable <= 'O'; 
Clock for one clock cycle 
HEnable <= 'l '; 
VEnable <= '1 '; 
Once the ZID register has been reset, the RO register must be cycled. The last two LSB 
bits of this register are fed to an XOR gate. As long as all the bits within the register 
are constant, the output of this gate never goes high. Any difference in the bits contained 
in the Register RO will cause the SR latch to go high. Hence if the contents of RO is not 
0000000b or 11111111b it is deemed a value and the ZeroID signal will make this known 
to the zero tree subsystem. 
CycleRO <= '1';100 
LoadRO <= '1'; 
EnRO <= '1'; 
Clock for 9 clock cycles. 
At the conclusion of this cycle, we should have determined if the value in RO is deter-
mined to be a 'zero' or a value. 
Phase 06 - Symbol Generation and Coefficient Normalisation 
Once the significance identification process is complete, the symbol must then be deter-
mined. The entire symbol generation process is completed in one clock cycle. The func-
tionality of this portion of the transform relies on the interconnection of the dependencies 
of the Zero-Tree relationships, and is defined by the hardware. As a result within the one 
clock cycle all the relevant symbol information is generated. 
Sib In <= 'O'· 
- ' 
Cld In <= 'O'· 
- ' 
Par in <= 'l'· 
- ' 
SymIO <= '1 '; 
LoadR1R2RZSym <= '1 '; 
Clock for one clock cycle. 
Now that the symbols are generated, they need to be extracted from the circuit for 
transmission processing . 
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LoadR1R2_RZSym <= 'O'; 
FZTR <= '1'; 
Clock for one clock cycle. 
FZTR <= 'O'; 
RC<= 'O'; 
LR<= 'O'; 
Clock for required number of clock cycles to unload the symbol information. 
Phase 07 - Inverse Wavelet Transform 
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In order to maintain image synchronisation with the remote display device the image must 
be reconstructed based on the data that was transmitted. The following inverse transform 
is to generate the necessary image data to be stored in the frame buff er for the frame 
difference reference for the next frame. The actual functionality is very similar to the 
forward transform and the functional equation is defined by equation 3.2 on page 42. 
The difference between the forward and the inverse transform is that the subtractions 
are replaced by additions. The data path used is also described by the bold lines in 
Figure 6.14 on page 114. 
Phase 08 - Motion Summation 
The inverse wavelet transform in the previous section only returns the difference data. To 
get the actual frame value this difference must be added to the current frame data. 
CycleRO <= 'O'; 
EnR1R2 <= 'l'; 
LoadR1R2_RZSym <= 'l'; 
Streamout <= '1 '; 
LR<= '1'; 
Clock for 6 clock cycles performing the summation and storing the resultant in Rl. 
LR<= 'O'; 
Clock for 2 clock cycles to the current 8-bit frame data in the right order. 
6.5.2 Operation Cycle for Display Decoding 
The decoding cycle is very similar to the encoding cycle. First a symbol load is achieved 
with the self-generating tree dictating symbol location. Then the co-efficients are loaded 
from the edge of the array where the non-significant pixels are in 'bypass' mode. This is 
the most complex and differing component to the wavelet function and is detailed by other 
work [4]. Once the symbols are loaded then phase 07 and phase 08 from the encode cycle 
are repeated, but with R2 as the reference for the motion summation. Finally this data is 
then displayed onto the integrated device or processed separately. 
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6.5.3 Buffers 
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In order to meet the control requirements, each global control signal is fed to all pixels in 
the array. The prototype pixel array contains 1024 pixels, and the control signals may go 
to multiple locations, giving a differing fan-in depending on the control signal. The fan in 
and the associated extracted capacitance is given in table 5.5 on page 95. A combination of 
row and column control signals means that each of the buffers only drives 32 pixels which 
in turn is driven by a global buffer. 
6. 6 Packaging 
As the prototype consists of a 32 x 32 array of pixels, and the bottom edge is going to be 
used as the data I/0 points, 32 data I/0 pins are needed. Including all the necessary 
control signals adds another 16 control signals. Add in the 4 Vdd, 4 GND, 4 Vee, a clock 
and a signal to select the pad mode for the I/0 lines. This then means that the package 
needs to have at least 62 pins. More important than total pin count, is the fact that 32 
of these pads are located along one edge of the silicon and to ensure that these could be 
bonded to the package meant that the final choice was a JLCC 84 pin package. This has 
21 pins along each edge. The lower edge (removing use for Vdd, GND and Vee) has 18 of 
the data lines, with the other 14 being spread along 7 up each side of the chip. The control 
signals are then scattered along the left, top and right edge of the package. The full wiring 
diagram and pin descriptions are in Figure 7.5. 
An open package is required for the capture prototype as the incident image has to be 
presented on the substrate. The processing prototype was really in no need of an open 
package but they were all that was immediately available in the smaller quantities. 
6. 7 Simulation 
Many factors determine whether a particular design will succeed or fail in a production en-
vironment. After design flaws, a large factor is in variation in the fabrication process [5] [6]. 
Even if a design is critically determined to operate in simulation, then the reality of man-
ufacture may well cause many of the devices to fail. A process may vary in terms of gate 
sizing, oxide thickness, implantation depth, doping quantity and any other manufacturing 
factors. A statistical analysis of the process is produced by the foundry from which several 
key process parameters can be determined. The breadth of the variation is given by the 
state of the N and P type transistors, with both the "fastest" and the "slowest" states 
given. Thus four possible extreme combinations of process variations are generally consid-
ered "safe" in terms of design functionality and shown in 6.19. These corners of possible 
device performance "space" are the fast n - fast p(ff), fast n - slow p(fs), slow n - fast p(sf) 
and slow n - slow p(ss). 
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The process corners have transistor models provided by the foundry. The so-called 
process corners are for each combination of extremes in speed for the p- and n-type, and a 
fifth 'corner' is used to describe the statistically typical fabricated devices (tt). The system 
is simulated across all five process corners for three different supply voltages, and three 
different operating temperatures. The circuit must remain functional across all combina-
tions of these corners, thus necessitating 45 simulations. The graphs in figures 6.20 to 6.22 
show the simulated power consumption results for variations in temperature, and figures 
6.23 to 6.27 show the power requirements for variations in fabrication. 
The following simulations are for a pixel load cycle loading alternative O's and l 's at 
1MHz. By inspection it is observed that the worst case is the fast-fast corner with supply 
voltage of 2.7V at 125°C, with a single pixel power consumption during load of 3.310µW. 
This would give the 32x32 pixel array a loading power consumption of 3.389mW. The 
best corner is the slow-fast and slow-slow corner with supply voltage 2.3V at -25°0, with 
single pixel load power 0.472µW. The 32x32 array would consume 0.483mW. 
A more typical scenario will be with supply voltage 2.5V at 65°C with typical transistor 
parameters and has a power Figure of 0. 720m W for a 32 x 32 array. 
6.8 Testing 
Due to packaging constraints it was necessary to multiplex the input and output buses. 
Each bus had 32 pins, correlating to the number of columns. This device was intentionally 
developed for testability and so this consideration lead to the design decision to simplify 
the input and output functionality. 
The testing of an individual pixel was a significant design consideration. This capability 
was available by virtue of the nature of the design of the I/ 0 as the lower row of pixels 
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Power as a function of Supply Voltage for Process ss 
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is immediately available to test equipment via the same interface as the array as a whole. 
An alternative may have been to include a separate pixel in isolation from the rest of 
the array with all the necessary control signals available for external stimulation. This 
was not implemented as there were insufficient interface pins due to device packaging 
limitations. Note that while there were some spare pins available on the package, the 
nature of the design is that one pixel requires almost as many control signal inputs as the 
entire array, plus separate supply connections to measure the power consumption. There 
were insufficient pins available to facilitate this. To have increased the number of pins in 
the package would have increased the complexity of implementing and testing the device 
disproportionately to the apparent benefits. 
6.9 Conclusion 
A prototype device consisting of 32 x 32 intelligent pixels has been designed for fabrication. 
The control of operations has been defined, simulated and documented with the intent to 
test the physical device accordingly. The layout was extracted and tested first using hspice 
for simple functions and then a more complete run was achieved with Mentor Graphics 
"Calibre" which saw the device layout perform as per the VHDL description and thus per 
the design. Comprehensive functional simulations have been done for a variety of process 
and temperature variations and it is shown to work under all these conditions with a power 
consumption range between 0.483mW and 3.389mW for the 32x32 array. 
The device was fabricated for functional testing with all the control signals being routed 
to external pins. This fine granularity of control will allow the test procedure to step 
through each phase of operation independently. 
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Prototype Testing 
7.1 Devices 
The prototype devices were manufactured by UMC through EuroPractice using the 0.25µm 
CMOS 5 metal single poly process. For the processing prototype, 132 devices were fabri-
cated, of these 10 were packaged in a JLCC 84 pin package. A micrograph of one of the 
fabricated capture devices is shown in Figure 7.4 and the bonding diagram with pin con-
nections in Figure 7.5. Five of the devices have so far been used in testing via a prototype 
board with voltage conversion IC's. Of the 5 tested devices, basic functionality has been 
verified for device 1, 3, 4 and 5. Package 2 has various 'stuck' bits on the IO pads and has 
been deemed to be faulty. 
7.1.1 Capture device 
Figure 7.1 shows the micrograph of the 32x32 Capture array. The four quadrants described 
in the previous chapter can clearly be seen, especially the top right quadrant with the 
multiple photo-detectors per pixel. The test structures that line the bottom of the device 
can also clearly be identified. The final packaged devices can be seen in Fig 7.2. 
Another design team worked with the capture device, and upon testing, failed to be able 
to extract valid data from the array. The test photo-detectors were proven to be functional 
and within operational expectations. However, the registers that occupied the processing 
space for data extraction were non-functional. Strangely, an identical test register, which 
was oriented 90° differently from the main register operated as expected. Checks of the 
layout were unable to identify a cause and further testing was adjourned. 
A device later fabricated by another research team in the department met with im-
proved success[l]. Some sample images taken with the simple 64 x 64 in-situ ADC camera 
can be seen in Figure 7.3. 
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Figure 7.1: Micrograph of capture prototype 
(a) Capture Prototype (b) Processing Prototype (JLCC84) 
Figure 7.2: Prototypes packages 
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Figure 7.3: Pictures taken with a CMOS sensor camera with in-situ ADCs 
7.1.2 Processing device 
The micro-photograph in Figure 7.4 is the processing prototype. The regular structure that 
defines the Intelligent Pixel array can be clearly seen. The pad spacing is quite different 
to the capture prototype described earlier and was the source of delay due to bonding 
difficulties. 
7.2 Test Fixture 
7.2.1 Measurement Instrumentation 
The first attempts at testing this device were on a simple test jig connected to several 
National Instruments (NI) Digital Acquisition cards. A level translator was used to convert 
the 5V data from the NI cards to the 3.3V that the prototype required. This arrangement 
proved that the devices were basically functional, but signal edge detection and timing 
proved difficult to control and getting reliable data to and from the system was thus 
troublesome. However, basic register operation was confirmed through this simple setup. 
Pictures of the setup of this jig are in Figure 7.6. 
Several months after the prototype had returned from fabrication and packaging, the 
School of Engineering and Mathematics at ECU acquired an HP93000 tester. This tester 
permitted further testing beyond the basic functionality previously demonstrated. 
Pad 1/0 
The packaged processing prototype has 32 I/ 0 pins and 19 control pins. The prototype 
device has been designed to enable measurement and quantification of the functionality 
of the pixel primitives and the inter-operability between the neighbouring pixels. At the 
bottom of the array the data lines of the bottom row, which can be either used as an input 
into the pixel or connected to the output from the register RO, are connected to a set of 
pads. These pads are I/ 0 pads and the mode of operation is determined by the use of the 
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Figure 7.4: Micrograph of Processing prototype. 
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control line 1/0 select, which is internally connected to the enable (En) line of all the pads 
via an inverting buffer. Figure 7.7 illustrates the circuit diagram of the 1/0 pads. 
The pad without any external components will work for data loading (input). However 
for data extraction (output), as the pad is an open-drain with a 2mA drive capacity, 
external pull-up components are needed to retrieve "high" values. The 1/0 voltage is 3.3V, 
so in the test rig we have included 2.4kf2 pull-up resistors in order to limit the rated 
current drawn. The load current for output low is l.375mA. However the rise time was 
still insufficient to clock the circuit whilst in the test system any higher than 2.1MHz, 
due to the increased pin capacitance from the packaging, the daughter board, the load 
board and other external systems. From the pad specifications in appendix A.2, the pad 
capacitance is specified to be 4.56744pF. 
The threshold for testing was set at v;e ± 10%. 
Vee= 3.3V 
Vhigh = 1.82V 
V'zow = l.48V 
Rise time from O to Vhigh given only pad capacitance should be 8. 79ns. Given that the 
circuit fails at around 2.lM Hz (rise time), the effective calculated capacitance is in the 
order of l.4µF. 
7.3 Test Procedure 
Testing had to ensure all the components of the device were functioning as per specification. 
The array is capable of independently testing the various components in turn. Along with 
functional testing a measurement of power is needed to be achieved through each phase of 
the operation. 
In the situation with the test jig, power was measured by supplying the 3.3V and 
1.8V through the HP4156B semiconductor parameter analyser. However only the load and 
unload cycle was able to be tested with the jig and was not an accurate measure of power 
or reliable functionality. With the HP93000 System on Chip tester, a more accurate and 
thorough test could be accomplished. 
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7.3.1 Test Steps 
Several test steps were to be performed and are as follows: 
Basic Register Testing and Simple Power Measurements 
135 
A basic load of several types of data to test the extent of operation. A simple all Os and all 
ls data set to test for "stuck" bits was first to be tested. Secondly, alternating ls and Os 
in uniform and striped patterns were also loaded and unloaded. The alternating situation 
represents the worst case for power consumption. Finally, a real world picture was loaded 
and unloaded to test the data integrity over many pixels. These tests exercise only the 
basic operation of the main register. 
Independent Register Testing 
Independent register operation is established by loading the registers, then rotating through 
various numbers of bits and followed by unloading. This tests the internal data paths and 
ensures that the pixels are capable of working independently of one another. 
Full Adder /Subtracter Testing 
A load of the entire array with uniform data, followed by a subtraction from one neighbour 
direction should zero the array with the exception of the borders. The border pixels 
subtract a O value and thus should not produce any change to their values. This was 
repeated for all directions confirming, the border placement. 
Motion Compensation Testing 
Motion compensation testing begins by loading the array with a uniform data set with 
values less than the mid range value. An addition is performed and the resultant is stored 
in the motion compensation register Rl. The array is then reloaded with a uniform pattern 
whose value is double the previously loaded one and a subtraction is performed. The array 
is then unloaded and the values compared with a zero value uniform pattern. The test is 
repeated, this time storing the intermediate value in R2. 
Perform Single Scale Forward Wavelet Transform 
A single scale forward wavelet transform is performed on a uniform array which has mid-
ranged value data. The wavelet transform is also tested with a real world image (Claire). 
For each of these, the coefficient data is unloaded and compared with calculated values. 
The coefficient data is retained for use with the zero-tree test later. 
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Scale Control Testing 
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Scale control testing is done quite simply by enabling each of the scale states and loading 
the array with differentiating data. Firstly, the whole array is enabled and loaded with a 
uniform and unique set of data. Then the array is enabled for the second scale ( disable 
En_2) and the array loaded with a new uniform value, one quarter the size (ever other 
row, 16 values). Then the next scale is setup up (by disabling En_l) and the array loaded 
with a new uniform value one sixteenth the size of the array (every 4th row, 8 values). 
Finally all the scale lines are re-enabled and the array unloaded. The data set should be 
interspersed with varying data located in the various scale locations. 
Test Quantisation 
Quantisation is tested for each scale. Firstly the array is loaded with a uniform data set 
of (01111111b). The whole array is then quantised by rotating the registers with the MSB 
held to the quantisation level. The next two scales are setup (by disabling (En_ 2 and 
En_ 1) accordingly and applying increasing quantisation. The process is repeated for the 
uniform data set with negative numbers {10000000b). 
Perform Single Scale Inverse Wavelet Transform 
To achieve the inverse wavelet transform, the data is used from the forward wavelet test 
cycle. The wavelet coefficients are loaded into the array and the inverse WT is performed. 
The image data is then unloaded and compared with both the original uniform and real 
world image. 
Test Zero-Tree Generation 
Again loading the array with coefficient data with allow the zero-tree generation to be 
performed. Once loaded, the zero-tree significance identification followed by the symbol 
generation is done. The symbol information is then unloaded from the array and compared 
with simulated results. 
7.3.2 HP93000 Tester 
The use of the HP93000 tester improved the prospect of demonstrating device operation. 
Whereas with the NI test jig data reliability was an issue, the HP93000 tester had no such 
problems. A picture of the device on the tester is in Figure 7.8. 
Functional testing requires some complex data manipulation. As the order of the data 
being put into the device is completely reordered as it comes out of the device, the data 
set loaded is not identical to the data set retrieved. The data must be loaded column wise, 
top of the array, MSB first with the pixel multiplexer set to get data from below. The data 
out status of the pad must also be disabled. 
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Figure 7.8: Prototype on HP93000 SOC Tester 
The first process in this testing is to test the basic functionality of the the processing 
prototype. The first stage of this process is to test the main Register RO in all the pixels. 
The most efficient method for testing this is to load the array with a set of test data that 
will "exercise" the functionality of the Registers. As the prototype array has the data 
connections at the bottom of the pixel, we can connect the pixels vertically bottom to top 
(from below in) and put the data in from the bottom, MSB of the top pixels first, LSB 
of the bottom row last. The data I/ 0 lines must be setup as inputs and the control state 
setup as shown in table 7.1 
Once loaded, we can then connect the pixels in the reverse fashion, from top to bottom 
(from above in), and clock the data out. Comparing the data with the input set the 
functional operation of the shift register RO can be determined. The order of data is 
important as it is now exiting MSB of the bottom row first, LSB of the top row last. 
7.3.3 Register Test and Power Calculation 
In order to see how the power of this device varied as a function of frequency, we clocked 
the chip at frequencies from lOOkH z to lOOM H z. This was done for four different data 
types. 
l. Black image (all zeros) [Figure 7.9(a)] 
2. White image (all ones) [Figure 7.9(b)) 
3. Grey image (alternating ones and zeros). [Figure 7.9(c)) The value used in this image 
is 8510 (010101012). 
4. "Real" image (Claire) [Figure7.9(d)] 
Each of these data sets were completely loaded into the array and then unloaded. 
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(a) black (b} white 
(c) grey (d} claire 
Figure 7.9: Input images. 
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Signal Reset Load Read(Unload) 
Clk 0 0 0 
Rst 1 0 0 
LR 0 1 0 
RC 0 1 1 
LoadRO 0 1 1 
EnRO 0 0 0 
EnR1R2 0 0 0 
LoadR1R2 RZSym 0 0 0 
Sub 0 0 0 
Hld MSB 0 0 0 
CycleRO 0 0 0 
AddC 0 0 0 
Stream Out 0 0 0 
SymIO 0 0 0 
FZTR 0 0 0 
EnO 0 1 1 
Enl 0 1 1 
En2 0 1 1 
IO Sel 0 0 1 
Table 7.1: Pixel Control States 
The graphed results are shown in Figure 7.10. The graph shows what is expected of 
this device. Where the data is all zeros or ones, the switching activity is minimised and the 
current reduced accordingly. Where the image was alternating ones and zeros, the current 
shows the highest values. A "real" image lies in between these two.The "black" and the 
"white" data have near identical current values, so they are grouped in Figure 7.10. 
The conclusions that can be drawn from this are that at lOOkH z for the 32x32 array, 
minimum power consumption of 190µW, maximum of 625µW, and typical consumption 
of 525µW. This is comparable to the simulated results of 720µW @ 65°0. The real 
device has not been measured for temperature, but it would be no more than 30°0, so 
the relative power consumption would even be lower. Surprisingly the power consumed by 
the real device is lower than that of the the simulated device which adds credibility to the 
premise of a low power device for multimedia systems. Given these measured values, and 
extrapolating for a full QCIF array, power consumption is likely to be 4.75mW, 15.625mW 
and 13.125mW respectively. Figure 7.11 is a plot of power vs clock frequency. 
The measured power of this device at lOOkH z is minimally 212.SµW, typically 487.SµW 
and maximally 635µW. The CHIP-PE32 is only 1024 pixel elements, whereas the final 
design is scheduled to be l 76xl44 (25344). This has 24.75 times more pixel elements, and 
would thus draw an approximately equivalent increase in power. Thus the power consump-
tion of a full QCIF device will be 5.259mW, 12.066mW and 15.716mW respectively. This 
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Figure 7.10: Current drawn on Vdd (2.5V) vs Clock Frequency for different data patterns 
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Figure 7.11: Measured power of the capture prototype of the Intelligent Pixel array 
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(a) input (b) output with EnRO 
low (enabled) 
(c) output with EnRO 
high (disabled) 
Figure 7.12: Input and Output for "Subtract from Left" for "white" image. 
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includes any power consumption by devices that are not replicated. However many of these 
devices, such as signal and clock drivers will have to scaled in order to drive the increased 
load. The power consumption of these devices will also therefore increase accordingly. The 
power consumption of this device at high speeds(> 10MHz), is excessive and the device 
cannot be run for prolonged periods with this level of switching activity. 
7.3.4 Full Adder Testing 
The testing of the Full Adder is achieved through a load and subtract. The whole array 
was loaded with identical data, and a complete subtract from left was performed. 
The input dataset "white" was loaded and the output data set was as in Figure 7.12. 
From this it can be seen that the low pass pixels ( even row index) have no change in value, 
whereas the high-pass pixels (odd row index) go to zero as the value is subtracted from 
the identical value in the pixel adjacently to the left. The left most pixels are subtracting 
from the boundary and input from the boundary is always zero resulting in the unchanging 
values on the far left column, in both the low and the high pass pixels. 
All other directions resulted in correct functional operation. 
7.3.5 Motion Compensation Testing 
This is done by loading the array with a uniform value then loading the data into Rl. 
This is done by a "Motion Summation" phase, summing it with the current contents of 
Rl (which should be O initially). Then the uniform array data is reloaded into RO and a 
"Motion Difference" cycle performed, resulting in a black ( or zero) array. This test was 
accomplished successfully. 
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7.3.6 Scale Control Testing 
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In order to test this subsystem in isolation, the following test procedure was implemented. 
1. Reset the array 
2. Load the array with one set of data 
3. Disable scale control line En 2 
4. Load set data 2 with only iof the pixels being active or in the non-transparent state. 
5. Re-enable the whole array be re-enabling scale control line En_2 
6. Unload the data set and compare the pixels that were transparent with those that 
were loaded with the second data set. 
The results, as shown in Figure 7.13, were most interesting; maybe it could be said that 
the results were puzzling. The first test was done by loading the array with an "all zero" 
image, followed by an "all white" image for the enabled pixels. The resultant unloaded 
data set should have been a black image spotted with white. 
In every case tested with the exception of where the array is preloaded with the "black" 
image, the scale control works as expected. It would appear that a pixel is incapable of 
driving the neighbour pixel across a transparent pixel when the contents of the internal 
register RO in the transparent pixel is zero. The behaviour is inexplicable and further 
simulation was unable to identify the problem. It is possible that the register RO, when all 
bits are at "zero" has in increased loading on the data line. However this was not apparent 
with simulation and no other testing was able to ascertain that this was the fault. 
Further extensive simulation of these conditions failed to identify a cause. In all the 
variations and circumstances, the simulation performed flawlessly and there were no obvi-
ous reasons for this strange behaviour to occur. 
Give the previously outlined unexplainable faults within the capture prototype, and 
considering that these were manufactured on the same wafer on the same run, it is not 
inconceivable that the fabrication could contribute to some of the faults within the device. 
7.3. 7 Quantisation Testing 
This was only able to be tested to the single scale level due to the problem described in the 
previous section with the scale control subsystem. However, the quantisation mechanism 
was shown to work as expected. 
7.4 Modifications for Future Devices 
Several aspects of this prototype have already been identified as needing improvements. 
Basic functionality should not be compromised, but as the size and the number of pixels 
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(a) black preload (b) expected output (c) actual output 
(d) white preload (e) expected and actual 
output 
Figure 7.13: Input and Output patterns for the Scale Control Testing 
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Figure 7.14: Metal3 Vdd rails with slots for stacked vias to GND cut. 
increase, there could be introduced problems from a number of limitations that the design 
presented here has. 
7.4.1 Improved Primitives 
In particular an improved full adder has been found. The elimination of the global carry 
signal has been achieved by changing the logic of the full adder. An improved register 
with counting capability has also been designed but has not been included in the current 
design. All these modifications are presented in this thesis in the previous chapters. 
7.4.2 Power distribution 
The power distribution (Vdd) was via horizontal metallisation. In the case of the processing 
prototype design, Vdd was supplied via horizontal rails of Metal3, 4 per row, suppling the 
various elements of the circuit. Ground was distributed vertically using Metal4, one rail 
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per column. In order to reach the GND from the lower layers using stacked vias, cuts were 
made in the Metal3 layer. As can be seen in Figure 7.14, these cuts significantly reduce 
the cross sectional area of these Vdd lines. The higher resistivity due to this reduction in 
area mean that the transient behaviour will be affected. As large sections of the circuit 
switch simultaneously, requiring large instantaneous currents, these R losses mean that the 
supply voltage droops and affects the switching result. 
7.4.3 Scale control 
The scale control scheme allows the system to disable the higher-order scales for the process 
of doing the wavelet transform. However the current implementation of the scale control 
does not allow for the reverse process. The system is unable to only enable the higher 
order scales for the process of the inverse wavelet transform 
7.4.4 1/0 buffer design. 
The buffers designed in this project are applicable to a 32x32 array only. For the target 
design, the control line buffers will need to be scaled up. As these control lines are located 
at the edge of the chip and do not impinge on the pixel pitch, this is just a matter of 
designing an additional stage to the buffers. 
7.4.5 Pad Spacing 
One design issue that was overlooked was pad placement for bonding ease. The technol-
ogy to wire bond to pads that are minimally spaced proved problematic and delayed the 
packaging of the prototype. This was a design oversight and if possible, some degree of 
spacing between pads should be done if there is the available area. 
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Conclusions 
This work has demonstrated the feasibility of integrating embedded processing capability 
directly onto an imager array. The design of the novel architecture to implement a simple 
triangular wavelet based transform as well as integrate the zero-tree coder is the focus of this 
thesis. The investigation of a solution meant the examination of several technologies and 
structures, of which the more applicable have been documented in this thesis. The design, 
layout, and various primitives were selected and created by the author. The structure for 
ensuring that the design met the floor plan was detailed by this work. The operation, 
control and specifications of the design are also included 
Issues relating to the implementation of a massively parallel processing array have 
also been thoroughly investigated and the performance characterised. The benefits of 
integrating processing capability include highly reduced clock speeds and thus a reduction 
in power consumption as well as a smaller device for integration into consumer products. 
Further examination of the plausibility of integrating a display into the same device by use 
of liquid crystal on the silicon is done. This Intelligent Pixel array required an examination 
of possible algorithms to implement efficient coding and decoding methods within the 
constraints of a parallel processing array. 
The coding scheme selected is a simple triangular wavelet based scheme with a zero tree 
encoding mechanism as the most applicable solution in terms of ease of implementation 
and compression capability. More complex wavelets do offer improved compression for 
equivalent image quality as defined by the Peak Signal to Noise Ratio (PSNR), however 
these add significant complexity outweighing the slight compression benefit. The wavelet 
scheme with the zero tree encoder also offers the best re-utilisation of hardware for both 
the encode and decode due to the inherent symmetry. Limited motion compensation by 
using frame differencing is also implemented within this device. 
An architecture has been designed that will realise this goal and consists of 3 main 
registers, 1 full adder, zero tree generation circuits and a large number of switch elements. 
A description of the structure in VHDL has been created and simulated to validate the 
design. 
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Technology investigation has been done with the mandate to achieve the target pixel 
pitch of 80µm x 80µm. This includes looking into novel design and technologies including 
v-MOS and CMOS circuits. v-MOS, although architecturally, offering space saving gains, 
is unable to be scaled effectively to the deep-sub-micron processes and falls short of efficient 
CMOS designs, however some work on a v-MOS ADC has been detailed and a chip with 
test structures was fabricated. A move to area efficient CMOS architecture led to the basic 
primitives required to implement this design being researched and characterised in terms of 
their area and power requirements. Novel, area efficient solutions to some of the primitives 
are presented, in particular the register/counter and the full adder/subtracter. 
Adjunct work detailed several solutions to the required analogue-to-digital converter. 
Because of the pixel based processing approach, pixel level ADCs were required, which 
presents a whole series of challenges. Two prototypes were laid out and fabricated. One 
included the photo-detectors with ADC and storage/extraction registers. Several ADC 
designs were implemented in the various quadrants in order to trial the effectiveness, dy-
namic range and fixed pattern noise. The other prototype included only the processing 
components in order to verify and identify any key issues with the implementation. 
8.1 Summary 
An architecture to implement the codec was developed in VHDL along with all the control 
sequences required to take the image, produce the codec data and present it ready for 
transmission. The architecture also is able to perform the decode cycle, taking the incoming 
data stream and producing an image. Each pixel in the system consists of 3 main registers, 
1 full adder, zero tree generation circuits and a large number of switch elements. The basic 
primitives required to implement this design have been researched and characterised in 
terms of their area and power requirements. 
In this array of "pixels" each pixel has a size of 80µm x 80µm, with 5µm being reserved 
on a vertical and horizontal edge for routing giving an effective pixel area of 75µm x 
75µm. One corner is taken up by a 15µm x 15µm photo diode, and the adjacent area 
(60µm x 15µm) is used by an Analogue to Digital Converter (ADC). This ADC takes the 
incoming light intensity and produces a 6-bit corresponding number. This 6-bit number 
can only define 64 different levels of grey, but for the mobile multimedia application it is 
not conspicuously worse than using an 8-bit representation. The remaining area, 75µm x 
60µm, is used by an elemental wavelet transform processor and a zero-tree entropy encoder. 
For the capture prototype, three different designs for the ADC were trialled. Due to 
a manufacturing flaw in the digital register required to extract data from the array, the 
performance of these ADC's was unable to be determined for comparison. Although this 
is a setback, this thesis focuses on the processor design and implementation. 
The target design array is 176 x 144 pixels making this approach massively parallel 
in design. The massively parallel nature of this system means that the number of clock 
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cycles required to carry out the complete capture, wavelet transform and zero-tree encode 
is in the order of 80. This presents a solution which can be clocked at extremely low clock 
rates yet still produce the desired output. For a target frame rate of around 25 frames 
per second, the system is clocked at around 200kHz. This low clock speed produces a 
corresponding reduction in power consumption. 
The bottle neck of extracting and inserting the data into the array from external sources 
is minimised by performing the load and unload simultaneously from either side of the array. 
However during the load and unload cycles, the system is clocked at least 10 times faster 
so that this cycle can be performed without compromising the playback frame rate. 
Test structures and a prototype design of an array of 32 x 32 interconnected pixels 
were developed, simulated and fabricated. The total predicted power consumption of an 
application device is 5-15 mW, with a target clock speed of 200kH z for processing and 
2M Hz for data extraction and insertion. 
The design of the basic primitives for this system were bound by area and power 
consumption. Designs that provided the best space savings without conceding on static 
and dynamic power dissipation were chosen. 
A design combining both Neuron MOS and conventional CMOS would have been feasi-
ble, but the characterisation of the Neuron MOS structures in the target technology would 
not have been cost effective and, without these results, the final design too much of a 
gamble. 
The power savings of this design are adequate, but some work has to be put into 
improving on the primitives in this design and some research in this area is detailed in this 
work. 
Some basic test procedures are deployed to determine the functionality of the device 
and the need to incorporate more comprehensive test structures in a more complete device 
is discussed. 
Finally a chip was fabricated, and testing demonstrated that the basic idea is sound. 
8.2 Future Research 
8.2.1 Technology 
As new technologies shrink circuit dimensions, the imaging function is hampered in several 
ways 
• Metallurgical junctions become shallower, which degrades light sensitivity and in-
creases dark current 
• Salicidation of the junctions minimises resistance but renders the junctions opaque 
to incoming photons 
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• Increasing numbers of metal layers increases the vertical profile of the device and 
thus the light sensitivity is diminished (even with the use of micro-lenses) 
• Decreasing power supply voltages limit the dynamic range of the imagers 
As the systems shrink, the likelihood of implementing useful processing capability at a pixel 
level becomes more and more realisable, however, the challenge to the photonic capacity 
increases accordingly. In order for more complex systems to be realised, the need for 
smaller scale technologies is apparent, offset by the needed research in producing photo 
transducers that perform adequately. The requirements for a multimedia system are less 
stringent than that of photographic, or scientific sensors, but robust dynamic performance 
is necessary for commercial production. The move to smaller technologies ( <0.18µm) may 
necessitate a specialised process to bring the CMOS imager up to performance. 
8.2.2 Colour Processing 
Colour and perhaps improved ADC resolution solutions need to be investigated. Colour 
will introduce some interesting challenges as each pixel will have to store the YUV data 
sets as well as convert between this and the RGB colour set. Colour lensing and/or 
sensor spectrum sensitivity will also add complexity, however, as CMOS colour imagers 
are becoming more commonplace the technology is becoming available and quite mature. 
Integrating colour display technology onto a silicon substrate will also require much thought 
and development. 
8.2.3 Increasing Resolution 
For the multimedia application a QCIF resolution solution is adequate, however, as the 
technology shrinks and the ability to reduce the pixel size becomes possible, improved reso-
lutions are feasible. From the perspective of the camera this will lend itself to higher detail 
and improved relative coding performance (due to increased local redundancy). However, 
the screen technology will require some optical enhancements as the total area of the dis-
play is likely to remain unchanged and although clarity would be improved the viewing 
area would remain quite small and would likely defeat the benefits of the higher display 
resolution. 
8.2.4 Standards 
There are now well established standards for multimedia communications. The third gen-
eration of cellular mobile systems deploys a subset of the MPEG 4 standard. The solution 
presented in this work, however, was aimed at trying to realise a possible codec utilising 
massively parallel processing architecture and has been selected to be easy to implement. 
This has made the codec proprietary and non-standard. To realise a standard codec in 
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this architecture would require some significant challenges to overcome, especially in the 
area of block searching and other motion compensation algorithms. 
8.2.5 Other Applications 
There are numerous other applications for these components and configurations other than 
image processing for multimedia communications. The technology and techniques devel-
oped have been applied to other intelligent devices including optical switch devices. Passive 
Spatial Light Modulator (SLM) technology uses liquid crystal on silicon, so incorporating 
more intelligence into such devices may have applications. One such device currently under 
development here is a simple high resolution, high phase count SLM. The processing for 
this application is more limited than that for the multimedia communicator and does not 
require the complexity, but needs to achieve a smaller pixel pitch. With the development 
of smart optical switches, such parallel processing architectures may have advantages in 
implementation. The in-situ processing capability may also lend its value to non-optical 
systems. In any other systems utilising sensor arrays, the application of an incorporated 
parallel, intelligent processing system could also have benefits. 
This particular system was fairly specific in its application. When a more generic 
programmable system can realised within each pixel, then the application of a massively 
parallel in-situ processing array could lend itself to a myriad of versatile applications, in-
cluding pixel level dynamic range adjustment, movement detection and object identification 
and tracking, all with low power integrated systems in mind. 
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A.1 Common Wavelet Coefficients 
I Coefficients I Daubechie's-8 (Ho)/(Go) I Villasenor-9/7 (Ho) I Villasenor-9/7 (Go) I 
W(O) 0.230378 0.037828 -0.064539 
W(l) 0.714847 -0.023849 -0.040689 
W(2) 0.630881 -0.110624 0.418092 
W(3) -0.027984 0.377402 0.788486 
W(4) -0.187035 0.852699 0.418092 
W(5) 0.030841 0.377402 -0.040689 
W(6) 0.032883 -0.110624 -0.064539 
W(7) -0.019597 -0.023849 
W(8) 0.037828 
Table A.I: Non-Integer Wavelets 
Coefficients Two- Two- Triangular Triangular Haar xv'2 
Six/V2 Six/V2 (Ho) (Go) (Ho)/(Go) 
(Ho) (Go) 
W(O) 1 1 0 1 1 2 -TI; -12 
W(l) 1 1 1 1 1/-1 2 16 
W(2) ! 0 -! 
W(3) 1 2 
W(4) /f', 
W(5) 1 -TI; 
Table A.2: Integer Wavelets 
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TRUTH TABLE 
DO EN PAD TRUTH TABLE 
0 0 z DO EN PAD DI 
0 1 0 0 0 0 0 
1 0 z 0 0 1 1 
1 1 z 
Cell Attributes 
Area 12191.000 
Static 693915361.000 Power(pW) 
VDD 2.50V 
vcc 3.30V 
TEMP 25.00C 
PROCESS TYPICAL 
Propagation Delays(ns) for Sample Loads, standard load=0.007pF 
Fanout 1 2 5 10 
Edge RISE I FALL RISE I FALL RISE I FALL RISE I FALL 
PAD-+DI o.831 I o.547 o.831 I o.547 o.832 I o.549 o.835 I o.552 
Propagation Delays(ns) 
Load(pF) 10.0 20.0 50.0 100.0 
Edge RISE FALL RISE FALL RISE FALL RISE FALL 
EN-+PAD - 2.608 - 4.057 - 8.394 - 15.624 
DO-tPAD - 2.696 - 4.145 - 8.484 - 15.715 
Power Disipation(pJ) for Sample Loads, standard load=0.007pF 
Fanout 1 2 5 10 
Edge RISE I FALL RISE I FALL RISE I FALL RISE I FALL 
PAD-+DI 25.638 I 32.488 25.681 I 32.519 25.744 I 32.582 25.848 I 32.687 
Power Disipation(pJ) 
Load(pF) 10.0 20.0 50.0 100.0 
Edge RISE FALL RISE FALL RISE FALL RISE FALL 
EN-tPAD - 119.367 - 173.317 - 335.251 - 605.140 
DO-tPAD - 121.215 - 175.165 - 337.095 - 606.979 
Capacitance(pF) 
DO 0.17369 
EN 0.24028 
PAD 4.56744 
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A.3 Control Signal Descriptions 
A.3.1 External Signal Descriptions 
Signal Name Type Description 
"Vdd" Power Power supply. 2.5VDC 
"Vee" Power 1/0 pad voltage source. 3.3VDC 
"GND" Power Zero Volt reference. 
"Clk" Ext Global master clock signal clocking at 200kHz. 
All internal read and write operations are trig-
gered on the leading edge of the clock 
"VEnable" Ext One VEnable signal runs down each column of 
pixels in the array. When VEnable is low the 
pixel becomes 'transparent'. The setup time to 
the last pixel in each column should be less than 
half that of a Clk pulse. 
"HEnable" Ext One HEnable signal runs across each row of pix-
els in the array. When VEnable is low the pixel 
becomes 'transparent'. The setup time to the 
last pixel in each row should be less than half 
that of a Clk pulse. 
"RC" Ext RC is used to select whether the pixel is oper-
a ting in row or column mode. When RC is low, 
data are received from adjacent 'active' pixels in 
the row direction. When RC is high, data are 
received from adjacent 'active' pixels in the col-
umn direction 
"LR" Ext LR is used to select whether the pixel receives 
data from the left or right adjacent 'active' pixel 
when RC is in row mode, or whe~her the data 
come from the adjacent 'active' top or bottom 
pixel when in RC is in column mode. When RC 
is low, data are selected from either the left or 
above, and when RC is high from the right or 
bottom. 
"LoadRO" Ext Determines an external Register O Load cycle 
when high and when low the contents are cycled 
internally during the serial computations. 
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Signal Name Type Description 
"EnRO" Ext This signal enables RO to be clocked regardless 
of pixel state (in the case that the pixel is 'trans-
parent'). Note: this is an active low signal, so 
that when low, RO is enabled. 
"EnRl R2" Ext Whether the registers Rl and R2 are clocked 
-
with the Clk signal. 
"LoadR1R2 _RZSym" Ext This signal serves two functions depending on 
the mode. In the case of motion compensation, 
this serves the function of loading the Rl /R2 
registers with new data, rather than cycling dur-
ing a motion calculation. 
In array load mode, this determines that the 
ZTE registers are to acquire their data from an 
external source rather than calculate their sym-
bol value. 
"Sub" Ext When Sub is high, the full adder behaves as a 
twos complement subtracter (a-b). Sub defines 
whether one of the inputs to the full adder is 
inverted or not. b will either be the output of 
Rl/R2 or the input from an adjacent pixel. a is 
always from RO (and RO_l) 
"Hld MSB" 
-
Ext When high, this causes the MSB or RO to remain 
constant. Any data presented to the MSB of RO 
is ignored. 
"CycleRO" Ext When high, this signal defines a feedback looping 
the LSB of RO through to the MSB of RO. 
"AddC" Ext For correct twos complement subtraction, the 
addition of a single bit is required. During the 
bit serial addition, setting AddC for the first 
clock cycle accomplishes this task. 
"Stream out" Ext Determines whether we are doing encoding on 
the capture data or a decode on the incoming 
data. 
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Signal N arne Type Description 
Col 
Inter HP _Col_ in receives the high-pass of the current "HP in" 
- - Pixel/Ext pixel from the pixel above it. If HP_ Col_in is 
high in an active pixel then that pixel operates 
in the high-pass mode for column operations. If 
HP _Col_ in is low in an active pixel then that 
pixel operates in the low-pass mode for column 
operations. 
Row 
Inter 
HP _Row_ in receives the high-pass of the cur-"HP in" 
- - Pixel/Ext 
rent pixel from the pixel to the left of it. If 
HP _Row_ in is high in an active pixel then that 
pixel operates in the high-pass mode for row op-
erations. IfHP Row _ in is low in an active pixel 
-
then that pixel operates in the low-pass mode for 
column operations. 
Col 
Inter 
HP _ Col_out transmits the high-pass status as "HP out" 
- - Pixel/Ext 
required to the pixel below it. In an active 
pixel this signal is the inverted form of the 
HP _Col_ in signal, otherwise it is a replica. 
"HP Row 
Inter 
HP _Row_ out transmits the high-pass status out" 
- - Pixel/Ext 
as required to the pixel right of it. In an ac-
tive pixel this signal is the inverted form of the 
HP Row _ in signal, otherwise it is a replica. 
-
"SymlO" Ext SymlO is used to signal the zero tree subsystem 
that it is to transfer the symbol information into 
or out from the array. 
"FZtr" Ext FZtr is used to reform zero-trees during ZTE 
decoding. If FZtr is high than any pixels that 
are in or below zero trees are disabled. 
"left in" 
Inter left in receives data from the data out of the 
- Pixel - -
pixel adjacently to the left of it. 
Inter 
right_ in receives data from the data out of the "right_ in" 
Pixel -
pixel adjacently to the right of it. 
in" 
Inter in receives data from the data out of the "top_ top_ 
Pixel -
pixel adjacently above it. 
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Signal Name Type Description 
"bottom 
Inter 
bottom in receives data from the data out of in" 
- Pixel - -
the pixel adjacently below it. 
"data 
Inter data_out transmits either symbol, coefficient or out" 
- Pixel 
image data from active pixels. This is con-
nected to the left _in of the pixel to the right, 
the right_in of the pixel to the left, the top_in 
of the pixel below it and the bottom_in of the 
pixel above it. If the pixel is not 'active' this 
signal is a direct replica of the incoming selected 
data. 
"Sib in" 
Inter 
Zero tree Sibling In 
- Pixel 
"Cld in" 
Inter 
Zero tree Child In 
- Pixel 
"Par 
Inter 
Zero tree Parent In in" 
- Pixel 
"Sib out" 
-
Inter 
Zero tree Sibling Out 
Pixel 
"Par 
Inter 
Zero tree Parent Out out" 
- Pixel 
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A.3.2 Internal Signal Descriptions 
I Signal N rune I Description 
"data in" The data _ in is the data from the appropriately se-
-
lected adjacent pixel. This may come from the left_in, 
right_ in, top_ in or bottom_ in signal. 
"Rst" This will reset any latch or register elements that re-
quire it. This is not a global signal, but is generated 
from a cycle of HEnable and VEnable both being low 
then high. 
"WC data out" The WC _data_out signal transmits the wavelet coef-
- -
ficient or image data from RO to the ZTE portion of 
the circuit. 
"Enable" The Enable signal in each pixel controls whether 
it is active or disabled. When Enable is low the 
pixel is disabled and data_in connects directly to 
WC _data_ out. When Enable is high the pixel is ac-
tive and processing is enabled. 
A.4 Structural VHDL Description of a single pixel 
IP STRUCTURAL DEFINITION - LAST MODIFIED 25/07/2000 
Authors D.Lucas, G.Alagoda & A.Rassau 
Version 003 
For Single Pixel Test Only 
library ieee; 
use ieee.std_logic_1164.all; 
entity PIXEL is 
port (Clk, Rst in std_logic; 
RC in std_logic; 
LR in std_logic; 
LoadRO in std_logic; 
EnRO in std_logic; 
EnR1R2 in std_logic; 
LoadR1R2_RZSym in std_logic; 
Sub in std_logic; 
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Hld_msb in std_logic; 
CycleRO in std_logic; 
AddC in std_logic; 
Streamout in std_logic; 
HP_Col_in in std_logic; 
HP_Row_in in std_logic; 
HP_Col_out out std_logic; 
HP_Row_out out std_logic; 
VEnable in std_logic; 
HEnable in std_logic; 
SymIO in std_logic; 
FZTR in std_logic; 
left_in in std_logic; 
right_in in std_logic; 
top_in in std_logic; 
bottom_in in std_logic; 
data_out out std_logic; 
Sib_in in std_logic; 
Cld_in in std_logic; 
Par_in in std_logic; 
Sib_out out std_logic; 
Par_out out std_logic 
) ; 
end PIXEL; 
architecture STRUCTURAL of PIXEL is 
-- Register set 
signal RO std_logic_vector(O to 7); 8-bit RegisterO 
signal R0_1 std_logic; 1-bit RegisterO appendage 
signal R1 std_logic_vector(O to 5); 6-bit Register! 
signal R2 std_logic_vector(O to 5); 6-bit Register2 
signal RZSym std_logic_vector (0 to 1); 1-bit Register4 For BO & B1 
signal RZSig std_logic; 
signal R3 std_logic; 1-bit Register3 Carry Store 
signal R6 std_logic; 1-bit Register6 for FZtr 
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-- muxes 
signal M1, M2, M3, M4, M5, M6, M7, MS, M9A, M9B, M9C, M10, M11, M12, M13, M14 s1 
-- De Muxes 
signal DM1_0, DM1 1 std_logic; 
-- Adder 
signal S_Out, C_Out, C_In, T_Add std_logic; 
-- Global Enable 
signal GEnable : std_logic; 
-- Zerotree Identification 
signal Zid: std_logic; 
begin 
REGO : process (Rst, Clk) 
begin 
if Rst = '1' then 
RO 
R0_1 
<= "00000000"; 
<= '0'; 
elsif (Clk = '1' and clk'event) then 
if ((not EnRO) and (MS xor LR) ) = '1' then 
R0_1 <= '0'; 
end if; 
if (((MS xor LR) nand (not EnRO)) and GEnable and (not SymIO)) = '1' then 
R0_1 <= R0(7); 
if Hld_msb = '1' then 
R0(1 to 7) <= RO(O to 6); 
else 
RO(O to 7) <= M6 & RO(O to 6); 
end if; 
end if; 
end if; 
end process REGO; 
REG1 : process (Rst, Clk) 
begin 
if Rst = '1' then 
R1 <= "000000"; 
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elsif (Clk = '1' and Clk'event) then 
if DM1_1 = '1' then 
R1 <= M2 & R1(0 to 4); 
end if; 
end if; 
end process REG1; 
REG2 : process (Rst, Clk) 
begin 
if Rst = '1' then 
R2 <= "000000"; 
elsif (Clk = '1' and Clk'event) then 
if DM1_0 = '1' then 
R2 <= M1 & R2(0 to 4); 
end if; 
end if; 
end process REG2; 
REG3 : process (Rst, Clk, GEnable) 
begin 
if Rst = '1' then 
R3 <= '0'; 
elsif (Clk = '1' and Clk'event) then 
if (GEnable) = '0' then 
R3 <= '0'; 
else 
R3 <= C_Out; 
end if; 
end if; 
end process REG3; 
REG_SYM: process (Rst, Clk, GEnable, HEnable, GEnable) 
begin 
if Rst = '1' then 
RZSym (0) 
RZSym (1) 
<= '0'; 
<= '0'; 
elsif (Clk = '1' and Clk'event) then 
if (GEnable and SymIO) = '1' then 
RZSym (0) <= M10; 
RZSym (1) <= M11; 
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end if; 
if (VEnable nor HEnable) = '1' then 
RZSym (0) <= '1'; 
RZSym (1) <= '1'; 
end if; 
end if; 
end process REG_SYM; 
REGS : process (Clk, GEnable) 
begin 
if (VEnable nor HEnable) = '1' then 
RS <= '1'; 
elsif (Clk = '1' and Clk'event) then 
if FZtr = '1' then 
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RS<= (FZtr nand (Par_In or (RZSym (0) nor RZSym (1)) or ((not RZSym (0)) ai 
end if; 
end if; 
end process REGS; 
M9CP : process 
begin 
if (LR= '0' and RC= '0') then 
M9C <= left_in; 
elsif (LR= '1' and RC= '0') then 
M9C <= right_in; 
elsif (LR= '0, and RC 
M9C <= top_in; 
else 
M9C <= bottom_in; 
end if; 
end process M9CP; 
-- Concurrent stuff 
-- Muxes 
M1 <= S_Out 
M2 <= S_Out 
M3 <= R1(5) 
M4 <= S_Out 
M5 <= R0(7) 
= '1') then 
when LoadR1R2_RZSym = , 1' 
when LoadR1R2_RZSym = , 1' 
when Streamout = '1' 
when ( (MS nor EnR1R2) nor CycleRO) = '1 
when LoadRO = '1' 
Appendix A. Appendix 
M6 <= M9C 
M7 <= (M3 and LR) 
MB <= HP_Col_In 
M9A <= right_in 
M9B <= bottom_in 
M9C <= M9B 
when LoadRO = '1' 
when EnR1R2 = '1' 
when RC= '1' 
when LR= '1' 
when LR = '1' 
when RC= '1' 
M10 <= (ZID or Cld_in) when LoadR1R2_RZSym = '1' 
M11 <= (Cld_in or (Par_in and (not ZID))) when LoadR1R2_RZSym = '1' 
M12 <= M5 when SymIO = '0' 
M13 <= M12 when GEnable = '1' 
M14 <= (Cld_In or ZID) when FZtr = '0' 
-- De Muxes 
DM1_0 <= (EnR1R2 and LR) when streamout = '0' else '0'; 
DM1_1 <= (EnR1R2 and LR) when streamout = '1' else '0'; 
-- Output Signal Definition 
Sib_Out <= (Sib_In or ZID or Cld_In); 
Par_Out <= M14; 
Data_Out <= M13; 
HP_Col_Out <= (HP_Col_In xor GEnable); 
HP_Row_Out <= (HP_Row_In xor GEnable); 
-- Latches & Internal Signals 
GEnable <= (R6 and VEnable and HEnable and not(FZtr)); 
RZSig 
ZID 
<= (RZSig or (R0(6) xor R0(7))) and (not (not GEnable)); 
<= RZSig; 
-- Serial Adder 
C_In <= R3 or AddC; 
T_Add <= (M7 xor Sub); 
S_Out <= (M5 xor T_Add) xor C_In; 
C_Out <= (T_Add and C_In) or (T_Add and M5) or (M5 and C_In); 
end STRUCTURAL; 
configuration CFG_PIXEL_STRUCTURAL of PIXEL is 
163 
Appendix A. Appendix 
for STRUCTURAL 
end for; 
end CFG_PIXEL_STRUCTURAL; 
A.5 VHDL test code for single pixel 
Test The Entire Nucleic Block In One Shot Ver 001 
Authors: D.Lucas, A.Rassau & G.Alagoda 
library ieee; 
use ieee.std_logic_1164.all; 
entity IPTest is 
end IPTest; 
architecture STIMULUS of IPTest is 
-- Time Setting 
constant PERIOD time := 20 ns; 
-- Component Defn 
component PIXEL 
port ( 
Clk, Rst in std_logic; 
RC in std_logic; 
LR in std_logic; 
LoadRO in std_logic; 
EnRO in std_logic; 
EnR1R2 in std_logic; 
LoadR1R2_RZSym in std_logic; 
Sub in std_logic; 
Hld_msb in std_logic; 
CycleRO in std_logic; 
AddC in std_logic; 
Streamout in std_logic; 
HP_Col_in in std_logic; 
HP_Row_in in std_logic; 
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HP_Col_out out std_logic; 
HP_Row_out out std_logic; 
VEnable in std_logic; 
HEnable in std_logic; 
SymIO in std_logic; 
FZTR in std_logic; 
left_in in std_logic; 
right_in in std_logic; 
top_in in std_logic; 
bottom_in in std_logic; 
data_out out std_logic; 
Sib_in in std_logic; 
Cld_in in std_logic; 
Par_in in std_logic; 
Sib_out out std_logic; 
Par_out out std_logic; 
RO inout std_logic_vector(O to 7); 8-bit RegisterO 
R0_1 inout std_logic; 1-bit RegisterO appendage 
R1 inout std_logic_vector(O to 5); 6-bit Register! 
R2 inout std_logic_vector(O to 5); 6-bit Register2 
RZSym inout std_logic_vector (0 to 1); 1-bit Register4 For BO & B1 
RZSig inout std_logic 
) ; 
end component; 
Test bench Signal Definition 
signal Clk std_logic := , 0, ; 
signal Rst std_logic; 
signal RC std_logic; 
signal LR std_logic; 
signal LoadRO std_logic; 
signal EnRO std_logic; 
signal EnR1R2 std_logic; 
signal LoadR1R2_RZSym std_logic; 
signal Sub std_logic; 
signal Hld_msb std_logic; 
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signal CycleRO std_logic; 
signal AddC std_logic; 
signal Streamout std_logic; 
signal HP_Col_in std_logic; 
signal HP_Row_in std_logic; 
signal HP_Col_out std_logic; 
signal HP_Row_out std_logic; 
signal VEnable std_logic; 
signal HEnable std_logic; 
signal SymIO std_logic; 
signal FZTR std_logic; 
signal left_in std_logic; 
signal right_in std_logic; 
signal top_in std_logic; 
signal bottom_in std_logic; 
signal data_out std_logic; 
signal Sib_in 
signal Cld_in 
signal Par_in 
signal Sib_out 
signal Par_out 
std_logic; 
std_logic; 
std_logic; 
std_logic; 
std_logic; 
signal RO 
signal R0_1 
signal R1 
signal R2 
signal RZSym 
signal RZSig 
std_logic_vector(O to 7); 
std_logic; 
std_logic_vector(O to 5); 
std_logic_vector(O to 5); 
std_logic_vector(O to 1); 
std_logic; 
signal Cnt integer:= O; 
begin 
IP: Pixel port map (Clk => Clk, Rst => Rst, RC=> RC, LR=> LR, LoadRI 
LoadR1R2_RZSym => LoadR1R2_RZSym, Sub=> Sub, Hld_msb => Hld. 
Streamout 
HP_Col_in 
VEnable 
left_in 
=> Streamout, 
=> HP_Col_in, HP_Row_in => HP_Row_in, HP_Col_c 
=> VEnable, HEnable => HEnable, SymIO => Symll 
=> left_in, right_in => right_in, top_in => tc 
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data_out 
Sib_in 
Sib_out 
RO 
) ; 
-- Concurrent setting for the clock 
Clk <= (not Clk) after (PERIOD/2); 
Cnt <= Cnt + 1 after PERIOD; 
STIM: process 
begin 
Rst <= '1'; 
VEnable <= '0'; 
HEnable <= '0' ; 
wait for (PERIOD); 
Rst <= '0'; 
VEnable <= '1'; 
HEnable <= '1'; 
RC <= 
LR <= 
LoadRO <= 
EnRO <= 
EnR1R2 <= 
LoadR1R2_RZSym <= 
Sub <= 
Hld_msb <= 
CycleRO <= 
AddC <= 
Streamout <= 
SymIO <= 
FZTR <= 
left_in <= 
right_in <= 
top_in <= 
bottom_in <= 
Sib_in <= '0'; 
Cld_in <= '0' ; 
'0' ; 
'0' ; 
'0' ; 
'0'; 
'0'; 
'0' ; 
'0' ; 
'0' ; 
'0' ; 
'0' ; 
'0'; 
'0'; 
'0' ; 
'0' ; 
'0' ; 
'0'; 
'0' ; 
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=> data_out, 
=> Sib_in, Cld_in => Cld_in, Par_in => Par_in 
=> Sib_out, Par_out => Par_out, 
=> RO, R0_1 => R0_1, R1 => R1, R2 => R2, RZSyr 
.... 
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Par_in <= '0'; 
HP_Col_in <= '1'; 
HP_Row_in <= '1'; 
Phase 01 - Pixel Load Mode 
Load RO= '00001110' 
EnRO <= '1' ; 
LoadRO <= '1' ; 
LR <= '0'; 
RC <= '0' ; 
Load Data for R1 into RO 
left_in <= '0'; wait for 
left_in <= '1 ' ; wait for 
left_in <= '1' ; wait for 
left_in <= '1' ; wait for 
left_in <= '0'; wait for 
left_in <= '0'; wait for 
left_in <= '0' ; wait for 
left_in <= '0'; wait for 
assert (RO = 11 00001110 11 ) 
report "Load Failed" 
severity failure; 
(14 dee) 
PERIOD; 
PERIOD; 
PERIOD; 
PERIOD; 
PERIOD; 
PERIOD; 
PERIOD; 
PERIOD; 
Phase 02 - Motion Difference Mode 
RO = '00001110' 
R1 = '000010' 
EnRO <= '1' ; 
CycleRO <= '1' ; 
LoadRO <= '0' ; 
Hld_msb <= '0'; 
(14 dee) 
(00 dee) for test later 
wait for PERIOD; 
CycleRO 
EnR1R2 
<= '0'; 
<= '1' ; 
LoadR1R2_RZSym <= '0'; 
168 
Appendix A. Appendix 
Stream.out <= '1'; 
Sub <= ' 1' ; 
LR <= ' 1' ; 
AddC <= '1' ; 
wait for PERIOD; 
AddC <= '0' ; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
LR <= '0'; 
wait for PERIOD; 
wait for PERIOD; 
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assert (RO= "00001110") report "Motion Difference Fecked" severity failure; 
assert R1 = "000000" report "R1 loaded with crap from Motion Diff" severity fai: 
Phase 03 - Forward Wavelet 
Left = '00001111' 
Right = '00001101' 
Top = '00001010' 
Bottom = '00010000' 
HP_Col_In <= '1' ; 
HP_Row_In <= ' 1' ; 
EnR1R2 <= '0' ; 
LoadRO <= '0' ; 
Hld_msb <= '0' ; 
Shift Right LP Pixels 
EnRO <= '0'; 
LR <= '0'; 
RC <= '0'; 
CycleRO <= '1'; 
wait for PERIOD; 
Subtract from Left 
EnRO <= '1'; 
Mode 
(15 dee) 
(13 dee) 
(10 dee) 
(16 dee) 
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CycleRO <= '0'; 
RC <= '0'; 
LR <= '0' ; 
Sub <= '1'; 
AddC <= '1' ; 
left_in <= '1' ; wait for PERIOD; 
AddC <= '0'; 
left_in <= '1'; wait for PERIOD; 
left_in <= '1' ; wait for PERIOD; 
left_in <= '1 ' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
assert (RO= "00000110" and R0_1 = '1') 
report "Sub from Left Buggered" 
severity failure; 
Reset Carry Bit 
HEnable <= '0' ; 
VEnable <= '0'; 
wait for PERIOD; 
HEnable <= '1'; 
VEnable <= '1'; 
Subtract from Right 
RC <= '0' ; 
LR <= '1' ; 
AddC <= '1' ; 
right_in <= '1' ; wait for PERIOD; 
AddC <= '0' ; 
right_in <= '0' ; wait for PERIOD; 
right_in <= '1' ; wait for PERIOD; 
right_in <= '1' ; wait for PERIOD; 
right_in <= '0' ; wait for PERIOD; 
right_in <= '0' ; wait for PERIOD; 
right_in <= '0' ; wait for PERIOD; 
right_in <= '0' ; wait for PERIOD; 
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right_in <= '0'; wait for PERIOD; 
assert (RO= 11 00000000" and RO_!= '0') 
report 11 Sub from Right Buggered11 
severity failure; 
Rotate 7 All 
CycleRO <= '1'; 
wait for PERIOD•?; 
Rotate 1 HP 
EnRO <= '0'; 
LR <= '1'; 
wait for PERIOD; 
Shift Right LP Pixels 
RC <= , 1'; 
LR <= '0,; 
wait for PERIOD; 
Subtract from Above 
EnRO <= , 1 , ; 
CycleRO <= '0,; 
RC <= , 1' ; 
LR <= '0,; 
Sub <= , 1' ; 
AddC <= , 1' ; 
top_in <= , 0, ; wait for PERIOD; 
AddC <= , 0, ; 
top_in <= , 1' ; wait for PERIOD; 
top_in <= '0,; wait for PERIOD; 
top_in <= , 1'; wait for PERIOD; 
top_in <= '0,; wait for PERIOD; 
top_in <= , 0,; wait for PERIOD; 
top_in <= '0,; wait for PERIOD; 
top_in <= '0,; wait for PERIOD; 
top_in <= '0,; wait for PERIOD; 
assert (RO = 11 11111011 11 and RO_! 
report "Sub from Top Buggered11 
= '0,) 
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severity failure; 
Reset Carry Bit 
HEnable <= '0' ; 
VEnable <= '0' ; 
wait for PERIOD; 
HEnable <= '1'; 
VEnable <= '1'; 
Subtract from Below 
RC <= , 1' ; 
LR <= , 1' ; 
Sub <= , 1' ; 
AddC <= , 1' ; 
bottom_in <= , 0, ; wait for PERIOD; 
AddC <= '0,; 
bottom_in <= '0, ; wait for PERIOD; 
bottom_in <= '0,; wait for PERIOD; 
bottom_in <= , 0, ; wait for PERIOD; 
bottom_in <= , 1' ; wait for PERIOD; 
bottom_in <= , 0, ; wait for PERIOD; 
bottom_in <= , 0, ; wait for PERIOD; 
bottom_in <= , 0, ; wait for PERIOD; 
bottom_in <= '0,; wait for PERIOD; 
assert (RO = "11110011" and R0_1 = 
report "Sub from Bottom Buggered" 
severity failure; 
, 0,) 
-- Phase 04 - Quantisation & Inverse (by Div 4) 
EnR1R2 <= '0, ; 
LoadR1R2_RZSym <= , 0, ; 
Streamout <= , 0, ; 
Sub <= , 0, ; 
EnRO <= , 1' ; 
CycleRO <= , 1' ; 
LoadRO <= '0,; 
Hld_msb <= , 1' ; 
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wait for PERIOD•3; 
Hld_msb <= '0' ; 
wait for PERIOD•(9 - 3); 
assert (RO = "11110011" and R0_1 = '1') 
report "Quantisation karked" 
severity error; 
-- Phase 05 - Significance Bit Generation 
HEnable <= '0 ' ; 
VEnable <= '0' ; 
wait for PERIOD; 
HEnable <= '1'; 
VEnable <= '1'; 
CycleRO <= '1'; 
LoadRO <= '0'; 
EnRO <= '1'; 
wait for PERIOD•9; 
assert (RZSig = '1') 
report "Significance screwed" 
severity error; 
-- Phase 06a - Symbol Generation 
Sib_In <= '0,; 
Cld_in <= '0,; 
Par_in <= , 1' ; 
SymIO <= , 1'; 
LoadR1R2_RZSym <= , 1' ; 
wait for PERIOD; 
assert (RZSym = "10") 
report "Symbol shafted" 
severity error; 
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-- Phase 07a - Symbol Extraction 
LoadR1R2_RZSym <= '0'; 
-- Form Zerotrees 
FZtr <= '1'; 
wait for PERIOD; 
FZtr <= '0'; 
RC <= '0'; 
LR <= '0' ; 
left_in <= data_out; 
wait for PERIOD; 
left_in <= data_out; 
wait for PERIOD; 
left_in <= data_out; 
assert (RZSym = "10") 
report "Symbol Reload rogered" 
severity error; 
-- Phase 07b - Coefficient Extraction 
-- Form Zerotrees 
Par_in <= '0'; 
FZtr <= '1'; 
wait for PERIOD; 
FZtr <= '0'; 
RC <= '0' ; 
LR <= '0' ; 
SymIO <= '0' ; 
LoadRO <= '1' ; 
CycleRO <= '0'; 
left_in <= '1'; wait for PERIOD; 
left_in <= '1 ' ; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
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assert (RO= "00000011") 
report "Coefficient Reload ruined" 
severity error; 
-- Phase 08 - Inverse Wavelet Transform 
HP_Col_In <= '1' ; 
HP_Row_In <= '1' ; 
EnR1R2 <= '0' ; 
LoadRO <= '0'; 
Hld_msb <= '0'; 
Shift Right LP Pixels 
EnRO <= '0'; 
LR <= '0'; 
RC <= '0'; 
CycleRO <= '1' ; 
wait for PERIOD; 
Add from Left 
EnRO <= '1' ; 
CycleRO <= '0'; 
RC <= '0' ; 
LR <= '0' ; 
left_in <= '1' ; wait for PERIOD; 
left_in <= '1' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0' ; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
left_in <= '0'; wait for PERIOD; 
assert (RO= 11 00000100 11 and RO_!= '1') 
report "Sum from Left bollocksed" 
severity error; 
Reset Carry Bit 
HEnable <= '0' ; 
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HEnable <= '0' ; 
wait for PERIOD; 
HEnable <= '1 ' ; 
HEnable <= '1'; 
Add from Right 
RC <= '0'; 
LR <= '1'; 
right_in <= '1' ; 
right_in <= '0' ; 
right_in <= '0' ; 
right_in <= '0'; 
right_in <= '0'; 
right_in <= '0'; 
right_in <= '0'; 
right_in <= '0' ; 
right_in <= '0' ; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
wait for PERIOD; 
assert (RO= 11 00000101 11 and R0_1 = '0') 
report "Sum from Right bollocksed" 
severity error; 
Rotate 7 All 
CycleRO <= '1'; 
wait for PERIOD•?; 
Rotate 1 HP 
EnRO <= '0'; 
LR <= '1'; 
wait for PERIOD; 
Shift Right LP Pixels 
RC<= '1'; 
LR <= '0'; 
wait for PERIOD; 
Add from Above 
EnRO <= '1' ; 
CycleRO <= '0'; 
RC <= '1'; 
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EnRO <= '1'; 
CycleRO <= '1'; 
LoadRO <= '0'; 
Hld_msb <= '0'; 
wait for PERIOD; 
CycleRO <= '0'; 
EnR1R2 <= '1' ; 
LoadR1R2_RZSym <= '1' ; 
Streamout <= '1' ; 
LR <= '1' ; 
wait for PERIOD•6; 
LR <= '0'; 
wait for PERI0D•2; 
assert (R1 = "011010") 
report "Motion Summation crapped" 
severity error; 
assert false 
report "Completed Successfully" 
severity error; 
wait; 
end process STIM; 
end STIMULUS; 
configuration CFG_IPTEST_STIMULUS of IPTEST is 
for stimulus 
for ip: pixel 
use configuration WORK.CFG_PIXEL_STRUCTURAL; 
end for; 
end for; 
end CFG_IPTEST_STIMULUS; 
A.6 Spice Models for UMC 0.25µm process 
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***************************** README FILE ******************************* 
***************************************************************************** 
* 
* 1. TECHNOLOGY: UMC Logic 0.25um 2.5V Process Spice Model File. 
* 2. UMC Model Version:2.1 
* 3. Model: HSPICE LEVEL 49.(Model version: BSIM3_V3.1) 
* 4. UNIT: DEFAULTS IN HSPICE LEVEL 49.(HSPICE ver.:H97.2 & latter version) 
* 5. THE PARAMETERS WHICH NOT LISTED ARE DEFAULT VALUES IN HSPICE 
* LEVEL 49. 
* 6. N/PMOS MODEL FILES:( -55C <= Temp. <= 135C) 
* *----------------------* 
* I 0.30um <= W < 100um 
* I 0.24um <= L < 50um 
* 1----------------------1 
* L25U25V_tt 
* *----------------------* 
* 7. There are +/-12% & +/-20% for N/PMOS corner case 
* 8. Date : Nov. 15 1999 
*** N/PMOS Vth 0.53/-0.60V 
*** N/PMOS IDSAT 630/280uA/um 
*** Ring Osc. speed 40 ps/stage 
* 
***NMOS*** 
**===========•==============•===============•===============•===============* 
IDSAT Temp. (C) -55C 27C 135C 
*I (uA/um) 1--------------+-------•-------+-------•-------+-------•-------
*I VGS 1.25VI 2.5VI 1.25VI 2.5VI 1.25VI 2.5V 
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl 10.00/ 10.00 I 8.891 51.451 6.441 34.701 4.881 24.03 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl 10.00/ 10.00 I 7.311 47.591 5.351 31.781 4.091 21.76 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl 10.00/ 10.00 I 10.371 54.061 7.491 36.981 5.651 26.04 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl 10.00/ 10.00 I 7.901 48.511 5.791 32.821 4.431 22.83 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl 10.00/ 10.00 I 9.461 53.111 6.811 35.761 5.131 24.71 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl 10.00/ 0.24 I 210.001 708.801 197.801 629.601 175.601 540.10 
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***************************** README FILE ******************************* 
***************************************************************************** 
* 
* 1. TECHNOLOGY: UMC Logic 0.25um 2.5V Process Spice Model File. 
* 2. UMC Model Version:2.1 
* 3. Model: HSPICE LEVEL 49.(Model version: BSIM3_V3.1) 
* 4. UNIT: DEFAULTS IN HSPICE LEVEL 49.(HSPICE ver.:H97.2 & latter version) 
* 5. THE PARAMETERS WHICH NOT LISTED ARE DEFAULT VALUES IN HSPICE 
* LEVEL 49. 
* 6. N/PMOS MODEL FILES:( -55C <= Temp. <= 135C) 
* *----------------------* 
* I 0.30um <= W < 100um 
* I 0.24um <= L < 50um 
* 1----------------------1 
* L25U25V_tt 
* *----------------------* 
* 7. There are +/-12% & +/-20% for N/PMOS corner case 
* 8. Date: Nov. 15 1999 
*** N/PMOS Vth 0.53/-0.60V 
*** N/PMOS IDSAT 630/280uA/um 
*** Ring Osc. speed 40 ps/stage 
* 
***NMOS*** 
**===========*==============*===============*===============*===============* 
*I IDSAT 
* I (uA/um) 
*I 
Temp. (C) -55C 27C 135C 
1--------------+-------*-------+-------*-------+-------*-------
VGS 1.25VI 2.5VI 1.25VI 2.5VI 1.25VI 2.5V 
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl 10.00/ 10.00 I 8.891 51.451 6.441 34.701 4.881 24.03 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl 10.00/ 10.00 I 7.311 47.591 5.351 31.781 4.091 21.76 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl 10.00/ 10.00 I 10.371 54.061 7.491 36.981 5.651 26.04 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl 10.00/ 10.00 I 7.901 48.511 5.791 32.821 4.431 22.83 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl 10.00/ 10.00 I 9.461 53.111 6.811 35.761 5.131 24.71 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl 10.00/ 0.24 I 218.00I 708.801 197.801 629.601 175.601 540.10 
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* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl 10.00/ 0.24 I 175.301 630.101 157.801 553.00I 139.101 467.30 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl 10.00/ o.24 I 259.301 786.601 237.401 705.601 212.501 613.60 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl 10.00/ 0.24 I 190.701 671.601 172.601 592.301 153.301 504.50 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl 10.00/ o.24 I 244.00I 745.101 223.00I 667.901 199.201 578.50 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl o.30/ 0.24 I 275.071 919.671 248.731 813.671 220.471 696.00 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl o.30/ 0.24 I 218.00I 807.00I 195.601 705.331 172.331 594.67 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl o.30/ 0.24 I 334.3311040.331 304.801 929.331 272.331 806.00 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl 0.30/ 0.24 I 238.631 865.671 215.331 760.00I 190.871 645.67 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl o.30/ o.24 I 312.071 977.00I 284.371 872.671 253.671 754.33 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl o.30/ 10.00 I 10.211 61.201 7.411 41.301 5.621 28.67 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl 0.30/ 10.00 I 8.351 56.301 6.121 37.631 4.691 25.84 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl o.30/ 10.00 I 12.051 65.031 8.721 44.531 6.591 31.44 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl o.30/ 10.00 I 9.031 57.501 6.631 38.931 5.091 27.14 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl o.30/ 10.00 I 10.941 63.601 7.891 42.871 5.951 29.68 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
***PMOS*** 
**===========•==============•===============•===============•===============• 
* I IDSAT I Temp.(C) -55C 27C 135C 
* I (uA/um) 1--------------+-------•-------+-------•-------+-------•-------I 
*I Vg I -1.25VI -2.5VI -1.25VI -2.5VI -1.25VI -2.5VI 
•l===========+==============+=======+=======+=======+=======+=======+=======I 
* I _ tt I 10. 00/ 10. oo I 1. 33 I 8. 03 I 1. 15 I 6. 57 I 1. 04 I 5. 53 I 
1--------------+-------+-------+-------+-------+-------+-------I 
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•I _ssl 10.00/ 10.00 I 1.041 7.221 0.921 5.851 0.831 4.88 
1--------------+-------+-------+-------+-------+-------+-------
•I _ffl 10.00/ 10.00 I 1.691 8.901 1.461 7.371 1.301 6.30 
1--------------+-------+-------+-------+-------+-------+-------
•I _sfl 10.00/ 10.00 I 1.471 8.421 1.261 6.871 1.131 5.77 
1--------------+-------+-------+-------+-------+-------+-------
* _fsl 10.00/ 10.00 I 1.211 7.681 1.061 6.301 0.961 5.33 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* _ttl 10.00/ 0.24 I 69.831 306.901 67.161 280.301 65.971 256.40 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ssl 10.00/ 0.24 I 48.131 252.901 46.291 226.301 45.531 202.60 
* 1--------------+-------+-------+-------+-------+-------+-------
* _ffl 10.00/ 0.24 I 96.981 360.701 93.061 335.401 91.291 313.40 
* 1--------------+-------+-------+-------+-------+-------+-------
* _sfl 10.00/ o.24 I 83.681 335.00I 80.391 308.501 78.661 283.70 
* 1--------------+-------+-------+-------+-------+-------+-------
* _fsl 10.00/ 0.24 I 57.671 278.101 55.521 251.801 54.731 229.10 
* 1--------------+-------+-------+-------+-------+-------+-------I 
* ===========+==============+=======+=======+=======+=======+=======+=======I 
* _ttl 0.30/ 0.24 I 83.331 407.671 80.271 372.671 79.231 342.00I 
* 1--------------+-------+-------+-------+-------+-------+-------I 
•I _ssl 0.30/ 0.24 I 37.071 227.401 35.831 203.931 35.601 183.701 
•I 1--------------+-------+-------+-------+-------+-------+-------I 
•I _ffl o.30/ o.24 I 144.971 588.00I 139.00I 546.671 136.671 511.67 
•I 1--------------+-------+-------+-------+-------+-------+-------
*I _sfl 0.30/ 0.24 I 105.571 468.331 101.501 431.331 99.731 397.67 
•I 1--------------+-------+-------+-------+-------+-------+-------
•I _fsl 0.30/ 0.24 I 60.671 329.571 58.571 298.671 58.071 272.77 
•I 1--------------+-------+-------+-------+-------+-------+-------
•I===========+==============+=======+=======+=======+=======+=======+======= 
•I _ttl 0.30/ 10.00 I 1.781 11.631 1.551 9.551 1.411 8.08 
1--------------+-------+-------+-------+-------+-------+-------
•I _ssl 0.30/ 10.00 I 0.981 7.581 0.871 6.181 0.801 5.18 
1--------------+-------+-------+-------+-------+-------+-------
•I _ffl 0.30/ 10.00 I 2.751 15.361 2.371 12.761 2.121 10.95 
1--------------+-------+-------+-------+-------+-------+-------
•I _sfl 0.30/ 10.00 I 2.061 12.111 1.781 10.411 1.601 8.77 
1--------------+-------+-------+-------+-------+-------+-------
•I _fsl 0.30/ 10.00 I 1.471 10.131 1.291 8.341 1.181 7.08 
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1--------------+-------+-------+-------+-------+-------+-------I 
•l===========+==============+=======+=======+=======+=======+=======+=======I 
***Gate_Delay Table*** 
••===========•==============•===============•===============•===============• 
* I Temp. (C) -55C 27C 135C 
* Delay time 1--------------+-------•-------+-------•-------+-------•-------
* (ps) Vd 1.25VI 2.5VI 1.25VI 2.5VI 1.25VI 2.5V 
* ===========+==============+=======+=======+=======+=======+=======+======= 
* 
* 
_tt 94.201 34.411 103.581 39.971 113.511 47.41 
1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
* 
* 
_ss I 126.291 40.031 139.011 47.381 151.961 57.14 
1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+======= 
_ff I 74.441 30.621 81.421 35.041 89.141 40.87 * 
* 1--------------+-------+-------+-------+-------+-------+-------
* ===========+==============+=======+=======+=======+=======+=======+=======I 
_sf 91.551 33.791 101.391 39.361 111.941 46.781 * 
* 1--------------+-------+-------+-------+-------+-------+-------I 
* ===========+==============+=======+=======+=======+=======+=======+=======I 
_fs 99.511 35.321 108.221 40.921 117.051 48.271 * 
* 1--------------+-------+-------+-------+-------+-------+-------I 
* ===========+==============+=======+=======+=======+=======+=======+=======I 
* 
.lib 125u25v_tt 
.option GMINDC=1.0e-13 
.model N NMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 2.3809000E+17 
+LLN = 1. 9667481 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.6359165 LINT = 1.2545000E-08 LL = -2.1372001E-22 
+LW = 0.00 LWL = 1.8486350E-28 WINT = 4.3900000E-09 
+WL = 0.00 WW = -1.6564532E-12 WWL = 5.0000000E-21 
+MOBMOD = 1 HDIF = 3.600E-7 RSH = 3 
+DWG = -5.0017780E-09 DWB = 4.4872120E-09 TLEVC = 1 
+VTHO = 0.4062090 K1 = 0.4477820 K2 = 2.4206920E-03 
+K3 = -0.3155170 DVTO = 3.0441902 DVT1 = 0.4908200 
+DVT2 = -5.0000000E-02 DVTOW = -9.5281320E-02 DVT1W = 4.5000000E+06 
+DVT2W = 0.3600000 NLX = 3.5985000E-07 B1 = 7.0000000E-08 
+K3B = 0.5180872 ALPHAO = 0.00 BETAO = 30.0000000 
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+VSAT = 1.2200000E+05 UA = -6.8718950E-10 UB = 2.3705677E-18 
+UC = 6.4928000E-11 RDSW = 1.5907500E+02 PRWB = -3.0099999E-02 
+PRWG = 0.1155390 WR = 0.8376302 uo = 3.6234450E-02 
+AO = 1.9646944 KETA = -1.7428400E-02 A1 = 2.2400016E-08 
+A2 = 0.7445000 AGS = 0.3858000 BO = 9.5780200E-09 
+VOFF = -9.6338190E-02 NFACTOR = 1.1897170 CIT = -1.9883622E-04 
+CDSC = 4.5009900E-04 CDSCB = -8.0939940E-04 CDSCD = 7.0000000E-21 
+ETAO = 5.5568270E-02 ETAB = -1.3469826E-02 DSUB = 0.3211231 
+PCLM = 3.8424330 PDIBLC1 = 2.4528827E-03 PDIBLC2 = 8.4268150E-03 
+PDIBLCB = 0.1879446 DROUT = 0.3080000 PSCBE1 = 5.0000000E+08 
+PSCBE2 = 9.7980000E-05 PVAG = 6.3000000 DELTA = 1.0000000E-02 
+KT1 = -0.3137500 KT2 = -6.0000000E-02 AT = 3.3000000E+04 
+UTE = -1.5599999 UA1 = 1.6000000E-09 UB1 = -2.4305999E-18 
+UC1 = 8.8000000E-18 KT1L = -1.9999999E-21 PRT = 0.00 
+CJ = 9.270704E-04 MJ = 0.366258 PB = 0.801479 
+CJSW = 1. 812878E-10 MJSW = 0.2087197 PHP = 0.6219414 
+CTA = 7.996081E-04 CTP = 6.937862E-04 PTA = 1. 983748E-03 
+PTP = 1.678801E-03 JS = 1. 39e-6 JSW = 1. 26E-12 
+CGDO = 3.7E-10 CGSO = 3.7E-10 CGBO = 0 
+CAPMOD = 2 NQSMOD = 0 XPART = 1 
+CF = 1. 275E-10 ACM = 3 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 2.250887E-10 
.model P PMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 4.0089000E+17 
+LLN = 1.3761169 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.1000000 LINT = -1.9014999E-08 LL = 3.3551440E-17 
+LW = o.oo LWL = 0.00 WINT = -1.0177000E-07 
+WL = 8.0000000E-14 WW = 1.1204968E-08 WWL = -1.6193899E-14 
+DWG = -1.4033600E-08 DWB = 3.6400000E-09 HDIF = 3.6E-7 
+VTHO = -0 .4828031 K1 = 0.5810375 K2 = 5.2168320E-03 
+K3 = 2.4972137E-02 DVTO = 1.8692212 DVT1 = 0.4427570 
+DVT2 = -0.1303328 DVTOW = -0.1093010 DVT1W = 1.0767000E+07 
+DVT2W = -11.5207000 NLX = 1. 7453117E-07 ACM = 3 
+K3B = 0.6219980 MOBMOD = 1 RSH = 3 
+VSAT = 1.5945800E+05 UA = -3.0217290E-10 UB = 1.6666228E-18 
+UC = -8.3310450E-11 RDSW = 4.7849000E+02 PRWB = -0.5365932 
+PRWG = 0.1700000 WR = 0.8961920 uo = 8.1992810E-03 
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+AO = 1.2215400 KETA = -2.6385702E-02 Al = 0.00 
+A2 = 0.4000000 AGS = 0.1803330 BO = 5.3245000E-08 
+VOFF = -0.1166940 NFACTOR = 1.2805099 CIT = -8.1189810E-05 
+CDSC = 1.2287245E-03 CDSCB = 6.0031500E-05 CDSCD = 0.00 
+ETAO = 3.7440000E-02 ETAB = -2.3937847E-02 DSUB = 0.3196585 
+PCLM = 2.9245701 PDIBLC1 = 4.4229570E-03 PDIBLC2 = 3.1399999E-03 
+PDIBLCB = 0.1834050 DROUT = 6.2185470E-02 PSCBE1 = 6.6200000E+08 
+PSCBE2 = 5.9136000E-02 PVAG = 4.0199900 DELTA = 1.0000000E-02 
+ALPHAO = 0.00 BETAO = 30.0000000 Bl = 0.00 
+KT1 = -0.2259900 KT2 = -3.6900000E-02 AT = 4.0500000E+03 
+UTE = -0.9314467 UA1 = 1.1900000E-09 UB1 = -2.3294804E-18 
+UC1 = -8.8223170E-11 KT1L = -1.9000000E-08 PRT = 0.00 
+CJ = 1.192153E-03 MJ = 0.3796721 PB = 0.7672374 
+CJSW = 2.418716E-10 MJSW = 0.3180001 PHP = o. 7006711 
+CTA = 7.954417E-04 CTP = 7.013246E-04 PTA = 1.702297E-03 
+PTP = 1.308883E-03 JS = 1. 39E-6 JSW = 1.36E-12 
+TLEVC = 1 CGDO = 2.5E-10 CF = 1.275E-10 
+CGSO = 2.5E-10 COBO = 0 CAPMOD = 2 
+NQSMOD = 0 XPART = 1 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 3.640737E-10 
.ENDL 125u25v_tt 
.lib 125u25v_ff 
.option GMINDC=1.0e-13 
.model N NMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.00300E-09 XJ = 1.8000000E-07 NCH = 2.3809000E+17 
+LLN = 1.9667481 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.6359165 LINT = 2.2747000E-08 LL = -2.1372001E-22 
+LW = 0.00 LWL = 1.8486350E-28 WINT = 2.41524980000E-09 
+WL = 0.00 WW = -1.6564532E-12 WWL = 5.0000000E-21 
+MOBMOD = 1 HDIF = 3.600E-7 RSH = 3 
+DWG = -5.0017780E-09 DWB = 4.4872120E-09 TLEVC = 1 
+VTHO = 0.3756000 Kl = 0.4477820 K2 = 2.4206920E-03 
+K3 = -0.3155170 DVTO = 3.0441902 DVT1 = 0.4908200 
+DVT2 = -5.0000000E-02 DVTOW = -9.5281320E-02 DVT1W = 4.5000000E+06 
+DVT2W = 0.3600000 NLX = 3.5985000E-07 Bl = 7.0000000E-08 
+K3B = 0.5180872 ALPHAO = 0.00 BETAO = 30.0000000 
+VSAT = 1.2200000E+05 UA = -6.8718950E-10 UB = 2.3705677E-18 
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+UC = 6.4928000E-11 RDSW = 1.5907500E+02 PRWB = -3.0099999E-02 
+PRWG = 0.1155390 WR = 0.8376302 uo = 3.6234450E-02 
+AO = 1.9646944 KETA = -1.7428400E-02 Al = 2.2400016E-08 
+A2 = 0.7445000 AGS = 0.3858000 BO = 9.5780200E-09 
+VOFF = -9.6338190E-02 NFACTOR = 1.1897170 CIT = -1.9883622E-04 
+CDSC = 4.5009900E-04 CDSCB = -8.0939940E-04 CDSCD = 7.0000000E-21 
+ETAO = 5.5568270E-02 ETAB = -1.3469826E-02 DSUB = o. 3211231 
+PCLM = 3.8424330 PDIBLC1 = 2.4528827E-03 PDIBLC2 = 8.4268150E-03 
+PDIBLCB = 0.1879446 DROUT = 0.3080000 PSCBE1 = 5.0000000E+08 
+PSCBE2 = 9.7980000E-05 PVAG = 6.3000000 DELTA = 1.0000000E-02 
+KT1 = -0.3137500 KT2 = -6.0000000E-02 AT = 3.3000000E+04 
+UTE = -1.5599999 UA1 = 1.6000000E-09 UB1 = -2.4305999E-18 
+UC1 = 8.8000000E-18 KT1L = -1.9999999E-21 PRT = 0.00 
+CJ = 9.270704E-04 MJ = 0.366258 PB = 0.801479 
+CJSW = 1.812878E-10 MJSW = 0.2087197 PHP = 0.6219414 
+CTA = 7.996081E-04 CTP = 6.937862E-04 PTA = 1.983748E-03 
+PTP = 1.678801E-03 JS = 1. 39e-6 JSW = 1. 26E-12 
+CGDO = 4.07E-10 CGSO = 4.07E-10 CGBO = 0 
+CAPMOD = 2 NQSMOD = 0 XPART = 1 
+CF = 1. 275E-10 ACM = 3 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 2.250887E-10 
.model P PMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.0030E-09 XJ = 1.8000000E-07 NCH = 4.0089000E+17 
+LLN = 1. 3761169 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.1000000 LINT = -8.75000E-09 LL = 3.3551440E-17 
+LW = 0.00 LWL = 0.00 WINT = -1.4552749000E-07 
+WL = 8.0000000E-14 WW = 1.1204968E-08 WWL = -1.6193899E-14 
+DWG = -1.4033600E-08 DWB = 3.6400000E-09 HDIF = 3.6E-7 
+VTHO = -0.4248640 Kl = 0.5810375 K2 = 5.2168320E-03 
+K3 = 2.4972137E-02 DVTO = 1. 8692212 DVT1 = 0.4427570 
+DVT2 = -0.1303328 DVTOW = -0.1093010 DVT1W = 1.0767000E+07 
+DVT2W = -11.5207000 NLX = 1. 7453117E-07 ACM = 3 
+K3B = 0.6219980 MOBMOD = 1 RSH = 3 
+VSAT = 1.5945800E+05 UA = -3.0217290E-10 UB = 1. 6666228E-18 
+UC = -8.3310450E-11 RDSW = 4.7849000E+02 PRWB = -0.5365932 
+PRWG = 0.1700000 WR = 0.8961920 uo = 8.1992810E-03 
+AO = 1.2215400 KETA = -2.6385702E-02 Ai = 0.00 
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+A2 = 0.4000000 AGS = 0.1803330 BO = 5.3245000E-08 
+VOFF = -0.1166940 NFACTOR = 1.2805099 CIT = -8.1189810E-05 
+CDSC = 1.2287245E-03 CDSCB = 6.0031500E-05 CDSCD = 0.00 
+ETAO = 3.7440000E-02 ETAB = -2.3937847E-02 DSUB = 0.3196585 
+PCLM = 2.9245701 PDIBLC1 = 4.4229570E-03 PDIBLC2 = 3.1399999E-03 
+PDIBLCB = 0.1834050 DROUT = 6.2185470E-02 PSCBE1 = 6.6200000E+08 
+PSCBE2 = 5.9136000E-02 PVAG = 4.0199900 DELTA = 1.0000000E-02 
+ALPHAO = 0.00 BETAO = 30.0000000 B1 = 0.00 
+KT1 = -0.2259900 KT2 = -3.6900000E-02 AT = 4.0500000E+03 
+UTE = -0.9314467 UA1 = 1.1900000E-09 UB1 = -2.3294804E-18 
+UC1 = -8.8223170E-11 KT1L = -1.9000000E-08 PRT = 0.00 
+CJ = 1.192153E-03 MJ = 0.3796721 PB = 0.7672374 
+CJSW = 2.418716E-10 MJSW = 0.3180001 PHP = 0.7006711 
+CTA = 7.954417E-04 CTP = 7.013246E-04 PTA = 1.702297E-03 
+PTP = 1.308883E-03 JS = 1.39E-6 JSW = 1.36E-12 
+TLEVC = 1 CGDO = 2.75E-10 CF = 1.275E-10 
+CGSO = 2.75E-10 COBO = 0 CAPMOD = 2 
+NQSMOD = 0 XPART = 1 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 3.640737E-10 
.ENDL 125u25v_ff 
.lib 125u25v_fs 
.option GMINDC=1.0e-13 
.model N NMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 2.3809000E+17 
+LLN = 1. 9667481 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.6359165 LINT = 2.1849999000E-08 LL = -2.1372001E-22 
+LW = 0.00 LWL = 1.8486350E-28 WINT = 3.2962500000E-09 
+WL = 0.00 WW = -1.6564532E-12 WWL = 5.0000000E-21 
+MOBMOD = 1 HDIF = 3.600E-7 RSH = 3 
+DWG = -5.0017780E-09 DWB = 4.4872120E-09 TLEVC = 1 
+VTHO = 0.3849000 K1 = 0.4477820 K2 = 2.4206920E-03 
+K3 = -0.3155170 DVTO = 3.0441902 DVT1 = 0.4908200 
+DVT2 = -5.0000000E-02 DVTOW = -9.5281320E-02 DVT1W = 4.5000000E+06 
+DVT2W = 0.3600000 NLX = 3.5985000E-07 B1 = 7.0000000E-08 
+K3B = 0.5180872 ALPHAO = 0.00 BETAO = 30.0000000 
+VSAT = 1.2200000E+05 UA = -6.8718950E-10 UB = 2.3705677E-18 
+UC = 6.4928000E-11 RDSW = 1.5907500E+02 PRWB = -3.0099999E-02 
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+PRWG = 0.1155390 WR = 0.8376302 uo = 3.6234450E-02 
+AO = 1.9646944 KETA = -1.7428400E-02 Al = 2.2400016E-08 
+A2 = 0.7445000 AGS = 0.3858000 BO = 9.5780200E-09 
+VOFF = -9.6338190E-02 NFACTOR = 1.1897170 CIT = -1.9883622E-04 
+CDSC = 4.5009900E-04 CDSCB = -8.0939940E-04 COSCO = 7.0000000E-21 
+ETAO = 5.5568270E-02 ETAB = -1.3469826E-02 DSUB = 0.3211231 
+PCLM = 3.8424330 PDIBLC1 = 2.4528827E-03 PDIBLC2 = 8.4268150E-03 
+PDIBLCB = 0.1879446 DROUT = 0.3080000 PSCBE1 = 5.0000000E+08 
+PSCBE2 = 9.7980000E-05 PVAG = 6.3000000 DELTA = 1.0000000E-02 
+KT1 = -0.3137500 KT2 = -6.0000000E-02 AT = 3.3000000E+04 
+UTE = -1.5599999 UA1 = 1.6000000E-09 UB1 = -2.4305999E-18 
+UC1 = 8.8000000E-18 KT1L = -1.9999999E-21 PRT = 0.00 
+CJ = 9.270704E-04 MJ = 0.366258 PB = 0.801479 
+CJSW = 1.812878E-10 MJSW = 0.2087197 PHP = 0.6219414 
+CTA = 7.996081E-04 CTP = 6.937862E-04 PTA = 1.983748E-03 
+PTP = 1.678801E-03 JS = 1.39e-6 JSW = 1. 26E-12 
+CGDO = 3.7E-10 CGSO = 3.7E-10 CGBO = 0 
+CAPMOD = 2 NQSMOD = 0 XPART = 1 
+CF = 1.275E-10 ACM = 3 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 2.250887E-10 
.model P PMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 4.0089000E+17 
+LLN = 1.3761169 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.1000000 LINT = -2.775000E-08 LL = 3.3551440E-17 
+LW = 0.00 LWL = 0.00 WINT = -8.14000E-08 
+WL = 8.0000000E-14 WW = 1.1204968E-08 WWL = -1.6193899E-14 
+DWG = -1.4033600E-08 DWB = 3.6400000E-09 HDIF = 3.6E-7 
+VTHO = -0.5114000 Kl = 0.5810375 K2 = 5.2168320E-03 
+K3 = 2.4972137E-02 DVTO = 1.8692212 DVT1 = 0.4427570 
+DVT2 = -0.1303328 DVTOW = -0.1093010 DVT1W = 1.0767000E+07 
+DVT2W = -11.5207000 NLX = 1. 7453117E-07 ACM = 3 
+K3B = 0.6219980 MOBMOD = 1 RSH = 3 
+VSAT = 1.5945800E+05 UA = -3.0217290E-10 UB = 1.6666228E-18 
+UC = -8.3310450E-11 RDS'W = 4.7849000E+02 PR'WB = -0.5365932 
+PR'WG = 0.1700000 'WR = 0.8961920 uo = 8.1992810E-03 
+AO = 1. 2215400 KETA = -2.6385702E-02 A1 = 0.00 
+A2 = 0.4000000 AGS = 0.1803330 BO = 5.3245000E-08 
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+VOFF 
+CDSC 
+ETAO 
= -0.1166940 NFACTOR = 1.2805099 CIT 
= 1.2287245E-03 CDSCB = 6.0031500E-05 COSCO 
= 3.7440000E-02 ETAB = -2.3937847E-02 DSUB 
188 
= -8.1189810E-05 
= 0.00 
= 0.3196585 
+PCLM = 2.9245701 PDIBLC1 = 4.4229570E-03 PDIBLC2 = 3.1399999E-03 
+PDIBLCB = 0.1834050 DROUT = 6.2185470E-02 PSCBE1 = 6.6200000E+08 
+PSCBE2 = 5.9136000E-02 PVAG = 4.0199900 DELTA = 1.0000000E-02 
+ALPHAO = 0.00 BETAO = 30.0000000 B1 = 0.00 
+KT1 = -0.2259900 KT2 = -3.6900000E-02 AT = 4.0500000E+03 
+UTE = -0.9314467 UA1 = 1.1900000E-09 UB1 = -2.3294804E-18 
+UC1 = -8.8223170E-11 KT1L = -1.9000000E-08 PRT = 0.00 
= 1.192153E-03 MJ 
= 2.418716E-10 MJSW 
CTP 
JS 
= 0.3796721 
= 0.3180001 
= 7.013246E-04 
= 1. 39E-6 
PB 
PHP 
= 0.7672374 
= 0.7006711 
PTA = 1.702297E-03 
JSW = 1.36E-12 
+CJ 
+CJSW 
+CTA 
+PTP 
+TLEVC 
+CGSO 
+NQSMOD 
+WMIN 
+CJGATE 
= 7.954417E-04 
= 1.308883E-03 
= 1 CGDO = 2.5E-10 CF = 1.275E-10 
= 2.5E-10 
= 0 
CGBO = 0 
XPART = 1 LMIN 
CAPMOD = 2 
= 2.4E-7 
= 3.0E-7 LMAX 
= 3.640737E-10 
= 5.0E-5 WMAX = 1.0E-4 
.ENDL 125u25v_fs 
.lib 125u25v_ss 
.option GMINDC=1.0e-13 
.model N NMOS 
+LEVEL = 49 TNOM 
XJ 
LWN 
+TOX = 5.98500E-09 
+LLN = 1.9667481 
+WWN 
+LW 
+WL 
+MOBMOD 
+DWG 
+VTHO 
+K3 
+DVT2 
+DVT2W 
+K3B 
+VSAT 
+UC 
+PRWG 
= 0.6359165 LINT 
= 0.00 LWL 
= 0.00 WW 
= 1 HDIF 
= -5.0017780E-09 DWB 
= 0.4512680 K1 
= -0.3155170 DVTO 
= -5.0000000E-02 DVTOW 
= 0.3600000 
= 0.5180872 
= 1.2200000E+05 
= 6.4928000E-11 
= 0.1155390 
NLX 
ALPHAO 
UA 
RDSW 
WR 
= 27.0 VERSION = 3.1 
= 1.8000000E-07 NCH 
= 1.0000000 WLN 
= 2.8405338000E-14 LL 
= 1.8486350E-28 WINT 
= -1.6564532E-12 WWL 
= 3.600E-7 RSH = 3 
= 4.4872120E-09 TLEVC 
= 0.4477820 K2 
= 3.0441902 DVT1 
= -9.5281320E-02 DVT1W 
= 3.5985000E-07 B1 
= 0.00 BETAO 
= -6.8718950E-10 UB 
= 1.5907500E+02 PRWB 
= 0.8376302 uo 
= 2.3809000E+17 
= 1.0000000 
= -2.1372001E-22 
= 5.124800000E-09 
= 5.0000000E-21 
= 1 
= 2.4206920E-03 
= 0.4908200 
= 4.5000000E+06 
= 7.0000000E-08 
= 30.0000000 
= 2.3705677E-18 
= -3.0099999E-02 
= 3.6234450E-02 
Appendix A. Appendix 189 
+AO = 1.9646944 KETA = -1.7428400E-02 A1 = 2.2400016E-08 
+A2 = 0.7445000 AGS = 0.3858000 BO = 9.5780200E-09 
+VOFF = -9.6338190E-02 NFACTOR = 1.1897170 CIT = -1.9883622E-04 
+CDSC = 4.5009900E-04 CDSCB = -8.0939940E-04 CDSCD = 7.0000000E-21 
+ETAO = 5.5568270E-02 ETAB = -1.3469826E-02 DSUB = 0.3211231 
+PCLM = 3.8424330 PDIBLC1 = 2.4528827E-03 PDIBLC2 = 8.4268150E-03 
+PDIBLCB = 0.1879446 DROUT = 0.3080000 PSCBE1 = 5.0000000E+08 
+PSCBE2 = 9.7980000E-05 PVAG = 6.3000000 DELTA = 1.0000000E-02 
+KT1 = -0.3137500 KT2 = -6.0000000E-02 AT = 3.3000000E+04 
+UTE = -1.5599999 UA1 = 1.6000000E-09 UB1 = -2.4305999E-18 
+UC1 = 8.8000000E-18 KT1L = -1.9999999E-21 PRT = 0.00 
+CJ = 9.270704E-04 MJ = 0.366258 PB = 0.801479 
+CJSW = 1.812878E-10 MJSW = 0.2087197 PHP = 0.6219414 
+CTA = 7.996081E-04 CTP = 6.937862E-04 PTA = 1.983748E-03 
+PTP = 1.678801E-03 JS = 1.39e-6 JSW = 1. 26E-12 
+CGDO = 3.33E-10 CGSO = 3.33E-10 CGBO = 0 
+CAPMOD = 2 NQSMOD = 0 XPART = 1 
+CF = 1. 275E-10 ACM = 3 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 2.250887E-10 
.model P PMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.985000E-09 XJ = 1.8000000E-07 NCH = 4.0089000E+17 
+LLN = 1.3761169 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.1000000 LINT = -3.375000E-08 LL = 3.3551440E-17 
+LW = 0.00 LWL = 0.00 WINT = -4.0000E-08 
+WL = 8.0000000E-14 WW = 1.1204968E-08 WWL = -1.6193899E-14 
+DWG = -1.4033600E-08 DWB = 3.6400000E-09 HDIF = 3.6E-7 
+VTHO = -0.5359080 K1 = 0.5810375 K2 = 5.2168320E-03 
+K3 = 2.4972137E-02 DVTO = 1. 8692212 DVT1 = 0.4427570 
+DVT2 = -0.1303328 DVTOW = -0.1093010 DVT1W = 1.0767000E+07 
+DVT2W = -11.5207000 NLX = 1. 7453117E-07 ACM = 3 
+K3B = 0.6219980 MOBMOD = 1 RSH = 3 
+VSAT = 1.5945800E+05 UA = -3.0217290E-10 UB = 1. 6666228E-18 
+UC = -8.3310450E-11 RDSW = 4.7849000E+02 PRWB = -0.5365932 
+PRWG = 0.1700000 WR = 0.8961920 uo = 8.1992810E-03 
+AO = 1.2215400 KETA = -2.6385702E-02 A1 = 0.00 
+A2 = 0.4000000 AGS = 0.1803330 BO = 5.3245000E-08 
+VOFF = -0.1166940 NFACTOR = 1.2805099 CIT = -8.1189810E-05 
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+CDSC = 1.2287245E-03 CDSCB = 6.0031500E-05 CDSCD = 0.00 
+ETAO = 3.7440000E-02 ETAB = -2.3937847E-02 DSUB = 0.3196585 
+PCLM = 2.9245701 PDIBLC1 = 4.4229570E-03 PDIBLC2 = 3.1399999E-03 
+PDIBLCB = 0.1834050 DROUT = 6.2185470E-02 PSCBE1 = 6.6200000E+08 
+PSCBE2 = 5.9136000E-02 PVAG = 4.0199900 DELTA = 1.0000000E-02 
+ALPHAO = 0.00 BETAO = 30.0000000 B1 = 0.00 
+KT1 = -0.2259900 KT2 = -3.6900000E-02 AT = 4.0500000E+03 
+UTE = -0.9314467 UA1 = 1.1900000E-09 UB1 = -2.3294804E-18 
+UC1 = -8.8223170E-11 KT1L = -1.9000000E-08 PRT = 0.00 
+CJ = 1.192153E-03 MJ = 0.3796721 PB = 0.7672374 
+CJSW = 2.418716E-10 MJSW = 0.3180001 PHP = o. 7006711 
+CTA = 7.954417E-04 CTP = 7.013246E-04 PTA = 1.702297E-03 
+PTP = 1.308883E-03 JS = 1.39E-6 JSW = 1.36E-12 
+TLEVC = 1 CGDO = 2.25E-10 CF = 1. 275E-10 
+CGSO = 2.25E-10 CGBO = 0 CAPMOD = 2 
+NQSMOD = 0 XPART = 1 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 3.640737E-10 
.ENDL 125u25v_ss 
.lib 125u25v_sf 
.option GMINDC=l.Oe-13 
.model N NMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 2.3809000E+17 
+LLN = 1. 9667481 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.6359165 LINT = 5.633000E-09 LL = -2.1372001E-22 
+LW = 0.00 LWL = 1.8486350E-28 WINT = 4.83800000E-09 
+WL = 0.00 WW = -1.6564532E-12 WWL = 5.0000000E-21 
+MOBMOD = 1 HDIF = 3.600E-7 RSH = 3 
+DWG = -5.0017780E-09 DWB = 4.4872120E-09 TLEVC = 1 
+VTHO = 0.4468200 Kl = 0.4477820 K2 = 2.4206920E-03 
+K3 = -0.3155170 DVTO = 3.0441902 DVT1 = 0.4908200 
+DVT2 = -5.0000000E-02 DVTOW = -9.5281320E-02 DVT1W = 4.5000000E+06 
+DVT2W = 0.3600000 NLX = 3.5985000E-07 B1 = 7.0000000E-08 
+K3B = 0.5180872 ALPHAO = 0.00 BETAO = 30.0000000 
+VSAT = 1.2200000E+05 UA = -6.8718950E-10 UB = 2.3705677E-18 
+UC = 6.4928000E-11 RDSW = 1.5907500E+02 PRWB = -3.0099999E-02 
+PRWG = 0.1155390 WR = 0.8376302 uo = 3.6234450E-02 
+AO = 1.9646944 KETA = -1.7428400E-02 Al = 2.2400016E-08 
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+A2 = 0.7445000 AGS = 0.3858000 BO = 9.5780200E-09 
+VOFF = -9.6338190E-02 NFACTOR = 1.1897170 CIT = -1.9883622E-04 
+CDSC = 4.5009900E-04 CDSCB = -8.0939940E-04 CDSCD = 7.0000000E-21 
+ETAO = 5.5568270E-02 ETAB = -1.3469826E-02 DSUB = 0.3211231 
+PCLM = 3.8424330 PDIBLC1 = 2.4528827E-03 PDIBLC2 = 8.4268150E-03 
+PDIBLCB = 0.1879446 DROUT = 0.3080000 PSCBE1 = 5.0000000E+08 
+PSCBE2 = 9.7980000E-05 PVAG = 6.3000000 DELTA = 1.0000000E-02 
+KT1 = -0.3137500 KT2 = -6.0000000E-02 AT = 3.3000000E+04 
+UTE = -1.5599999 UA1 = 1.6000000E-09 UB1 = -2.4305999E-18 
+UC1 = 8.8000000E-18 KT1L = -1.9999999E-21 PRT = 0.00 
+CJ = 9.270704E-04 MJ = 0.366258 PB = 0.801479 
+CJSW = 1.812878E-10 MJSW = 0.2087197 PHP = 0.6219414 
+CTA = 7.996081E-04 CTP = 6.937862E-04 PTA = 1. 983748E-03 
+PTP = 1.678801E-03 JS = 1.39e-6 JSW = 1. 26E-12 
+CGDO = 3.7E-10 CGSO = 3.7E-10 CGBO = 0 
+CAPMOD = 2 NQSMOD = 0 XPART = 1 
+CF = 1. 275E-10 ACM = 3 LMIN = 2.4E-7 
+WMIN = 3.0E-7 LMAX = 5.0E-5 WMAX = 1.0E-4 
+CJGATE = 2.250887E-10 
.model P PMOS 
+LEVEL = 49 TNOM = 27.0 VERSION = 3.1 
+TOX = 5.50000E-09 XJ = 1.8000000E-07 NCH = 4.0089000E+17 
+LLN = 1.3761169 LWN = 1.0000000 WLN = 1.0000000 
+WWN = 0.1000000 LINT = -1.20000E-08 LL = 3.3551440E-17 
+LW = 0.00 LWL = 0.00 WINT = -1.109500000E-07 
+WL = 8.0000000E-14 WW = 1.1204968E-08 WWL = -1.6193899E-14 
+DWG = -1.4033600E-08 DWB = 3.6400000E-09 HDIF = 3.6E-7 
+VTHO = -0.4487000 K1 = 0.5810375 K2 = 5.2168320E-03 
+K3 = 2.4972137E-02 DVTO = 1.8692212 DVT1 = 0.4427570 
+DVT2 = -0.1303328 DVTOW = -0.1093010 DVT1W = 1.0767000E+07 
+DVT2W = -11.5207000 NLX = 1. 7453117E-07 ACM = 3 
+K3B = 0.6219980 MOBMOD = 1 RSH = 3 
+VSAT = 1.5945800E+05 UA = -3.0217290E-10 UB = 1. 6666228E-18 
+UC = -8.3310450E-11 RDSW = 4.7849000E+02 PRWB = -0.5365932 
+PRWG = 0.1700000 WR = 0.8961920 uo = 8.1992810E-03 
+AO = 1.2215400 KETA = -2.6385702E-02 A1 = 0.00 
+A2 = 0.4000000 AGS = 0.1803330 BO = 5.3245000E-08 
+VOFF = -0.1166940 NFACTOR = 1.2805099 CIT = -8.1189810E-05 
+CDSC = 1.2287245E-03 CDSCB = 6.0031500E-05 CDSCD = 0.00 
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+ETAO 
+PCLM 
= 3.7440000E-02 ETAB = -2.3937847E-02 DSUB 
192 
= 0.3196585 
= 2.9245701 
+PDIBLCB = 0.1834050 
PDIBLC1 = 4.4229570E-03 PDIBLC2 = 3.1399999E-03 
DROUT = 6.2185470E-02 PSCBE1 = 6.6200000E+08 
+PSCBE2 = 5.9136000E-02 PVAG = 4.0199900 
= 30.0000000 
DELTA 
B1 
= 1.0000000E-02 
= 0.00 +ALPHAO = 0.00 BETAO 
+KT1 
+UTE 
+UC1 
+CJ 
+CJSW 
+CTA 
+PTP 
+TLEVC 
+CGSO 
+NQSMOD 
+WMIN 
+CJGATE 
= -0.2259900 KT2 
= -0.9314467 UA1 
= -8.8223170E-11 KT1L 
= -3.6900000E-02 AT 
= 1.1900000E-09 UB1 
= -1.9000000E-08 PRT 
= 4.0500000E+03 
= -2.3294804E-18 
= 0.00 
= 1.192153E-03 
= 2.418716E-10 
= 7.954417E-04 
= 1.308883E-03 
= 1 
= 2.5E-10 
= 0 
= 3.0E-7 LMAX 
= 3.640737E-10 
.ENDL 125u25v_sf 
.lib 125u25v_bjd 
.MODEL SA10_BJT pnp ( 
+ IS = 6.2E-18 
+ BR 
+ NE 
+ VAF 
+ IKR 
+ RBM 
+ RC 
+ MJE 
+ VJC 
= 2.69947E-3 
= 1. 251 
= 485 
= 0.045 
= 41.887 
= 0.1 
= 0.3796721 
= 0.75 
+ EG = 1.16 
+ TIRB1 = -9.22E-9 
+ TRC1 = -4.5E-10 
.MODEL SA20_BJT pnp ( 
+ IS = 2.18776E-17 
+ BR = 2.69947E-3 
+ NE = 1. 251 
+ VAF = 485 
MJ 
MJSW 
= 0.3796721 
= 0.3180001 
CTP = 7.013246E-04 
JS = 1.39E-6 
CGDO = 2.5E-10 
CGBO = 0 
XPART = 1 
= 5.0E-5 
BF 
NR 
ISC 
VAR 
NK 
IRB 
= 1. 513 
= 1 
= 1. 584893E-11 
= 35 
= 0.3 
= 1.04E-6 
CJE = 1.192153E-13 
FC = 0.5 
MJC = 0.19 
XTI = 3.84 
TRM1 = -3.5E-7 
SUBS = 1 
BF = 1.513 
NR = 1 
ISC = 1.58489E-11 
VAR = 35 
PB 
PHP 
= 0.7672374 
= 0.7006711 
PTA = 1.702297E-03 
JSW = 1.36E-12 
CF = 1.275E-10 
CAPMOD = 2 
LMIN = 2.4E-7 
WMAX = 1.0E-4 
LEVEL = 1 
NF = 1 
ISE 
NC 
IKF 
RB 
RE 
= 1.81E-17 
= 1.482 
= 8.57E-3 
= 613 
= 0.0106 
VJE = 0.7672374 
CJC = 1.475E-13 
XTB = 1.335 
TRB1 = 7.6E-3 
TRE1 = 1.9E-10 
TIKF1 = -8E-3 ) 
LEVEL = 1 
NF = 1 
ISE = 1. 81E-17 
NC = 1.44 
IKF = 8.57E-3 
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+ !KR = 0.045 NK = 0.3 RB = 252 
+ RBM = 41.887 !RB = 1.04E-6 RE = 0.0106 
+ RC = 0.1 CJE = 4.768612E-13 VJE = 0.7672374 
+ MJE = 0.3796721 FC = 0.5 CJC = 3.225E-13 
+ VJC = 0.75 MJC = 0.19 XTB = 1.26 
+ EG = 1.17 XTI = 3.92 TRB1 = 7.6E-3 
+ TIRB1 = -9.22E-9 TRM1 = -3.5E-7 TRE1 = 1.9E-10 
+ TRC1 = -4.5E-10 SUBS = 1 TIKF1 = -6.3E-3 ) 
.endlib 125u25v_bjd 
.lib 125u25v_bjd 
* 
.MODEL sa_dnpw d ( LEVEL = 3 
+IS = 1.46E-6 RS = 6.54E-8 N = 1.073 
+BV = 11. 75 IBV = 125 IK = 1.68E4 
+!KR = 1.25E4 AREA = 8E-9 TLEV = 0 
+EG = 1. 231 XTI = 4.41E-3 TRS = 1.14E-6 
+TCV = 5.7E-3 CJ = 9.270704E-04 CJSW = 1.812878E-10 
+MJ = 0.366258 MJSW = 0.2087197 PB = 0.801479 
+PHP = 0.6219414 ) 
* 
.MODEL sa_dpnw d ( LEVEL = 3 
+IS = 6.75E-8 RS = 5.64E-8 N = 0.986 
+BV = 8.65 IBV = 125 IK = 2.63E4 
+!KR = 1.25E4 AREA = 8E-9 TLEV = 0 
+EG = 1. 268 XTI = 4.86E-3 TRS = 1E-6 
+TCV = 4.3E-3 CJ = 1.192153E-03 CJSW = 2.418716E-10 
+MJ = 0.3796721 MJSW = 0.3180001 PB = 0.7672374 
+PHP =O. 7006711 ) 
** 
.MODEL sa_dnwps d ( LEVEL = 3 
+IS = 1.4E-4 RS = 1.93E-7 N = 1.179 
+BV = 14.5 IBV = 59.2 IK = 3.43E4 
+!KR = 5.92E3 AREA = 1.69E-8 TLEV = 0 
+EG = 1. 222 XTI = 0.133 TRS = 1E-3 
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+TCV 
+MJ 
+PHP 
= 8.6E-3 
= 0.19 
= 0.75 ) 
.endlib 125u25v_bjd 
CJ 
MJSW 
= 3.13E-4 
= 0.1 
A. 7 Spice Listing of Complete Pixel 
* 
* CADENCE/LPE SPICE FILE: SPICE 
* DATE : 7-SEP-00 
* 
****** 
****** MOS XTOR 
****** 
* 
* 
PARAMETERS FROM 7MOSPNET 
CJSW 
PB 
•.GLOBAL GND VDD VDD VDD VDD VDD VDD VDD VDD VDD 
•+ VDD VDD VDD VDD VDD VDD VDD VDD VDD VDD 
•+ VDD VDD VDD VDD 
* 
* 
= 9E-11 
= 0.75 
194 
.SUBCKT SPICE C_LOADR1R2_R4R5 A_IN B_IN CLK_REG CLK_REG_BAR C_ADDC 
+ C_CYCLERO C_ENRO_BAR C_ENR1R2 C_FZTR C_HLDMSB C_IN C_LOADRO 
+ C_LR C_OUT C_RC C_STRMOUT C_SUB C_SYMIO D-1 DO D1 D2 D3 D4 
+ D5 D6 D7 DATA_OUT FROM_ABOVE FROM_BELOW FROM_LEFT FROM_RIGHT 
+ G_CLK G_ENABLE HP_COL_IN HP_COL_OUT HP_ROW_IN HP_ROW_OUT 
+ H_ENABLE R1R2_CLK_BAR R1R2_EN R1_DATAOUT R1_EN_BAR R2_EN_BAR 
+ R3_CLK R3_CLK_BAR R3_DATA_OUT REG_IN S_OUT V_ENABLE ZID_OUT 
+ ZTE_CIN ZTE_PSIN ZTE_PSOUT ZTE_SIN ZTE_SOUT 
* 
* 
****** 
****** 
M1 
CORNER ADJUSTMENT FACTOR= 0.0000000 
GND C_SYMIO 111 GND N L=0.24 W=0.60 $X=38.63 $Y=10.20 
M2 108 C_SYMIO 330 GND N L=0.24 W=1.20 $X=10.09 $Y=10.56 
M3 GND 108 109 GND N L=0.24 W=1.20 $X=22.63 $Y=10.64 
M4 330 G_CLK 331 GND N L=0.24 W=1.20 $X=10.09 $Y=11.16 
M5 GND G_ENABLE 331 GND N L=0.24 W=1.20 $X=10.09 $Y=11.76 
M6 A_IN 111 131 GND N L=0.24 W=0.60 $X=38.63 $Y=12.24 
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M7 113 108 114 GND N L=0.24 W=0.60 $X=15.59 $Y=13.12 
MS 114 109 115 GND N L=0.24 W=0.60 $X=17.07 $Y=13.12 
M9 116 109 117 GND N L=0.24 W=0.60 $X=19.11 $Y=13.12 
M10 86 108 117 GND N L=0.24 W=0.60 $X=20.59 $Y=13.12 
M11 118 108 119 GND N L=0.24 W=0.60 $X=28.43 $Y=13.12 
M12 119 109 120 GND N L=0.24 W=0.60 $X=29.91 $Y=13.12 
M13 121 109 122 GND N L=0.24 W=0.60 $X=31.95 $Y=13.12 
M14 87 108 122 GND N L=0.24 W=0.60 $X=33.43 $Y=13.12 
M15 GND C_FZTR 332 GND N L=0.24 W=0.60 $X=53.04 $Y=13.12 
M16 112 G_CLK 332 GND N L=0.24 W=0.60 $X=53.64 $Y=13.12 
M17 123 112 124 GND N L=0.24 W=0.60 $X=55.68 $Y=13.12 
M18 124 110 125 GND N L=0.24 W=0.60 $X=57.16 $Y=13.12 
M19 126 110 127 GND N L=0.24 W=0.60 $X=59.20 $Y=13.12 
M20 127 112 130 GND N L=0.24 W=0.60 $X=60.68 $Y=13.12 
M21 GND 112 110 GND N L=0.24 W=0.60 $X=63.72 $Y=13.12 
M22 GND V_ENABLE 333 GND N L=0.24 W=0.60 $X=64.76 $Y=13.12 
M23 128 H_ENABLE 333 GND N L=0.24 W=0.60 $X=65.36 $Y=13.12 
M24 GND H_ENABLE 129 GND N L=0.24 W=0.60 $X=67.40 $Y=13.12 
M25 GND V_ENABLE 129 GND N L=0.24 W=0.60 $X=68.44 $Y=13.12 
M26 131 C_SYMIO 133 GND N L=0.24 W=0.60 $X=38.63 $Y=13.28 
M27 118 137 132 GND N L=0.24 W=0.60 $X=23.97 $Y=14.05 
M28 84 138 113 GND N L=0.24 W=0.60 $X=11.13 $Y=14.61 
M29 116 90 334 GND N L=0.24 W=0.60 $X=15.59 $Y=14.66 
M30 GND 114 334 GND N L=0.24 W=0.60 $X=16.19 $Y=14.66 
M31 GND 116 115 GND N L=0.24 W=0.60 $X=17.23 $Y=14.66 
M32 GND 117 132 GND N L=0.24 W=0.60 $X=19.55 $Y=14.66 
M33 GND 90 335 GND N L=0.24 W=0.60 $X=20.59 $Y=14.66 
M34 86 132 335 GND N L=0.24 W=0.60 $X=21.19 $Y=14.66 
M35 121 90 336 GND N L=0.24 W=0.60 $X=28.43 $Y=14.66 
M36 GND 119 336 GND N L=0.24 W=0.60 $X=29.03 $Y=14.66 
M37 GND 121 120 GND N L=0.24 W=0.60 $X=30.07 $Y=14.66 
M38 GND 122 133 GND N L=0.24 W=0.60 $X=32.39 $Y=14.66 
M39 GND 90 337 GND N L=0.24 W=0.60 $X=33.43 $Y=14.66 
M40 87 133 337 GND N L=0.24 W=0.60 $X=34.03 $Y=14.66 
M41 GND 89 123 GND N L=0.24 W=0.60 $X=53.64 $Y=14.66 
M42 126 90 338 GND N L=0.24 W=0.60 $X=55.68 $Y=14.66 
M43 GND 124 338 GND N L=0.24 W=0.60 $X=56.28 $Y=14.66 
M44 GND 126 125 GND N L=0.24 W=0.60 $X=57.32 $Y=14.66 
M45 GND 127 134 GND N L=0.24 W=0.60 $X=59.64 $Y=14.66 
M46 GND 90 339 GND N L=0.24 W=0.60 $X=60.68 $Y=14.66 
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M47 130 134 339 GND N L=0.24 W=0.60 $X=61.28 $Y=14.66 
M48 G_ENABLE 134 GND GND N L=0.24 W=0.60 $X=63.32 $Y=14.66 
M49 G_ENABLE C_FZTR GND GND N L=0.24 W=0.60 $X=64.36 $Y=14.66 
M50 G_ENABLE 128 GND GND N L=0.24 W=0.60 $X=65.40 $Y=14.66 
M51 GND 129 90 GND N L=0.24 W=0.60 $X=67.48 $Y=14.66 
88 C_LOADR1R2_R4R5 118 GND N L=0.24 W=0.60 $X=23.97 $Y=15.09 M52 
M53 
M54 
M55 
M56 
M57 
M58 
M59 
M60 
M61 
DATA_OUT G_ENABLE 131 GND N L=0.24 W=0.60 $X=38.63 $Y=15.32 
113 C_LOADR1R2_R4R5 136 GND N L=0.24 W=0.60 $X=11.13 $Y=15.65 
DATA_OUT 135 84 GND N L=0.24 W=0.60 $X=38.63 $Y=16.36 
GND C_LOADR1R2_R4R5 137 GND N L=0.24 W=0.60 $X=23.97 $Y=17.13 
GND C_LOADR1R2_R4R5 138 GND N L=0.24 W=0.60 $X=11.13 $Y=17.69 
GND G_ENABLE 135 GND N L=0.24 W=0.60 $X=38.63 $Y=18.40 
GND 141 88 GND N L=0.24 W=0.60 $X=16.61 $Y=19.85 
GND GND 88 GND N L=0.24 W=0.60 $X=16.61 
GND 133 143 GND N L=0.24 W=0.60 $X=25.93 
$Y=20.89 
$Y=21.20 
M62 GND ZTE_PSIN 142 GND N L=0.24 W=0.60 $X=11.28 $Y=21.21 
M63 GND 87 144 GND N L=0.24 W=0.60 $X=20.75 $Y=21.64 
M64 GND C_FZTR 139 GND N L=0.24 W=0.60 $X=30.12 $Y=21.64 
M65 GND 139 ZTE_PSOUT GND N L=0.24 W=0.60 $X=32.16 $Y=21.64 
M66 ZTE_PSOUT C_FZTR 140 GND N L=0.24 W=0.60 $X=33.20 $Y=21.64 
M67 140 86 340 GND N L=0.24 W=0.60 $X=34.24 $Y=21.64 
M68 GND 87 340 GND N L=0.24 W=0.60 $X=34.84 $Y=21.64 
M69 GND 86 143 GND N L=0.24 W=0.60 $X=25.93 $Y=22.24 
M70 GND 142 141 GND N L=0.24 W=0.60 $X=11.28 $Y=22.43 
M71 GND 86 144 GND N L=0.24 W=0.60 $X=20.75 $Y=22.68 
M72 GND ZTE_SIN 145 GND N L=0.24 W=0.60 $X=16.61 $Y=22.94 
M73 GND C_SYMIO 143 GND N L=0.24 W=0.60 $X=25.93 $Y=23.28 
M74 GND ZID_OUT 141 GND N L=0.24 W=0.60 $X=11.28 $Y=23.48 
M75 GND 144 146 GND N L=0.24 W=0.60 $X=20.75 $Y=23.72 
M76 GND ZID_OUT 145 GND N L=0.24 W=0.60 $X=16.61 $Y=23.98 
M77 GND 146 147 GND N L=0.24 W=0.60 $X=25.93 $Y=24.32 
M78 GND ZID_OUT 136 GND N L=0.24 W=0.60 $X=11.28 $Y=24.52 
M79 GND 143 146 GND N L=0.24 W=0.60 $X=20.75 $Y=24.76 
M80 GND GND 145 GND N L=0.24 W=0.60 $X=16.61 $Y=25.02 
M81 GND GND 136 GND N L=0.24 W=0.60 $X=11.28 $Y=25.56 
M82 GND ZTE_PSIN 146 GND N L=0.24 W=0.60 $X=20.75 $Y=25.80 
M83 GND 145 ZTE_SOUT GND N L=0.24 W=0.60 $X=16.61 $Y=26.06 
M84 GND 147 341 GND N L=0.24 W=0.60 $X=25.93 $Y=26.36 
M85 89 C_FZTR 341 GND N L=0.24 W=0.60 $X=25.93 $Y=26.96 
M86 167 92 342 GND N L=0.24 W=0.60 $X=31.09 $Y=31.08 
Appendix A. Appendix 
M87 
M88 
M89 
M90 
M91 
M92 
M93 
M94 
M95 
M96 
M97 
M98 
M99 
M100 
M101 
M102 
M103 
M104 
M105 
M106 
M107 
M108 
M109 
M110 
M111 
M112 
M113 
M114 
M115 
M116 
M117 
M118 
M119 
M120 
GND VDD 342 GND N L=0.24 W=0.60 $X=31.69 
GND 173 92 GND N L=0.24 W=0.60 $X=32.73 
GND 155 154 GND N L=0.24 W=0.60 $X=35.05 
GND 174 343 GND N L=0.24 W=0.60 $X=36.09 
155 VDD 343 GND N L=0.24 W=0.60 $X=36.69 
168 149 344 GND N L=0.24 W=0.60 $X=39.13 
GND VDD 344 GND N L=0.24 W=0.60 $X=39.73 
GND 175 149 GND N L=0.24 W=0.60 $X=40.77 
GND 157 156 GND N L=0.24 W=0.60 $X=43.09 
GND 176 345 GND N L=0.24 W=0.60 $X=44.13 
157 VDD 345 GND N L=0.24 W=0.60 $X=44.73 
169 150 346 GND N L=0.24 W=0.60 $X=47.17 
GND VDD 346 GND N L=0.24 W=0.60 $X=47.77 
GND 177 150 GND N L=0.24 W=0.60 $X=48.81 
GND 159 158 GND N L=0.24 W=0.60 $X=51.13 
GND 178 347 GND N L=0.24 W=0.60 $X=52.17 
159 VDD 347 GND N L=0.24 W=0.60 $X=52.77 
170 151 348 GND N L=0.24 W=0.60 $X=55.21 
GND VDD 348 GND N L=0.24 W=0.60 $X=55.81 
GND 179 151 GND N L=0.24 W=0.60 $X=56.85 
GND 161 160 GND N L=0.24 W=0.60 $X=59.17 
GND 180 349 GND N L=0.24 W=0.60 $X=60.21 
161 VDD 349 GND N L=0.24 W=0.60 $X=60.81 
171 152 350 GND N L=0.24 W=0.60 $X=63.25 
GND VDD 350 GND N L=0.24 W=0.60 $X=63.85 
GND 181 152 GND N L=0.24 W=0.60 $X=64.89 
GND 163 162 GND N L=0.24 W=0.60 $X=67.21 
GND 182 351 GND N L=0.24 W=0.60 $X=68.25 
163 VDD 351 GND N L=0.24 W=0.60 $X=68.85 
172 153 352 GND N L=0.24 W=0.60 $X=71.29 
GND VDD 352 GND N L=0.24 W=0.60 $X=71.89 
GND 183 153 GND N L=0.24 W=0.60 $X=72.93 
GND 165 164 GND N L=0.24 W=0.60 $X=75.25 
GND 184 353 GND N L=0.24 W=0.60 $X=76.29 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
$Y=31.08 
M121 165 VDD 353 GND N L=0.24 W=0.60 $X=76.89 $Y=31.08 
M122 GND C_LOADR1R2_R4R5 148 GND N L=0.24 W=0.60 $X=79.27 
* $Y=31.08 
M123 92 148 166 GND N L=0.24 W=0.60 $X=81.31 $Y=31.08 
M124 S_OUT C_LOADR1R2_R4R5 166 GND N L=0.24 W=0.60 $X=82.35 
* $Y=31.08 
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M125 GND C_STRMOUT 185 GND N L=0.24 W=0.60 $X=24.57 $Y=31.91 
M126 92 185 93 GND N L=0.24 W=0.60 $X=26.61 $Y=31.91 
M127 R1_DATAOUT C_STRMOUT 93 GND N L=0.24 W=0.60 $X=27.65 
* $Y=31.91 
167 186 173 GND N L=0.24 W=0.60 $X=31.69 
155 187 173 GND N L=0.24 W=0.60 $X=33.17 
154 187 174 GND N L=0.24 W=0.60 $X=35.21 
149 186 174 GND N L=0.24 W=0.60 $X=36.69 
168 186 175 GND N L=0.24 W=0.60 $X=39.73 
157 187 175 GND N L=0.24 W=0.60 $X=41.21 
156 187 176 GND N L=0.24 W=0.60 $X=43.25 
150 186 176 GND N L=0.24 W=0.60 $X=44.73 
169 186 177 GND N L=0.24 W=0.60 $X=47.77 
159 187 177 GND N L=0.24 W=0.60 $X=49.25 
158 187 178 GND N L=0.24 W=0.60 $X=51.29 
151 186 178 GND N L=0.24 W=0.60 $X=52.77 
170 186 179 GND N L=0.24 W=0.60 $X=55.81 
161 187 179 GND N L=0.24 W=0.60 $X=57.29 
160 187 180 GND N L=0.24 W=0.60 $X=59.33 
152 186 180 GND N L=0.24 W=0.60 $X=60.81 
171 186 181 GND N L=0.24 W=0.60 $X=63.85 
163 187 181 GND N L=0.24 W=0.60 $X=65.33 
162 187 182 GND N L=0.24 W=0.60 $X=67.37 
153 186 182 GND N L=0.24 W=0.60 $X=68.85 
172 186 183 GND N L=0.24 W=0.60 $X=71.89 
165 187 183 GND N L=0.24 W=0.60 $X=73.37 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
$Y=32.62 
164 187 184 GND N L=0.24 W=0.60 $X=75.41 $Y=32.62 
166 186 184 GND N L=0.24 W=0.60 $X=76.89 $Y=32.62 
GND 187 186 GND N L=0.24 W=0.60 $X=79.93 $Y=32.62 
M128 
M129 
M130 
M131 
M132 
M133 
M134 
M135 
M136 
M137 
M138 
M139 
M140 
M141 
M142 
M143 
M144 
M145 
M146 
M147 
M148 
M149 
M150 
M151 
M152 
M153 
M154 
M155 
M156 
M157 
M158 
M159 
GND R2_EN_BAR 187 GND N L=0.24 W=0.60 $X=80.97 $Y=32.62 
* 
M160 
GND R1R2_CLK_BAR 187 GND N L=0.24 W=0.60 $X=82.01 $Y=32.62 
R1R2_CLK_BAR G_CLK GND GND N L=0.24 W=0.60 $X=19.08 $Y=37.67 
R1R2_EN C_ENR1R2 354 GND N L=0.24 W=0.60 $X=21.12 $Y=37.67 
GND C_LR 354 GND N L=0.24 W=0.60 $X=21.72 $Y=37.67 
GND C_STRMOUT 188 GND N L=0.24 W=0.60 $X=22.76 $Y=37.67 
R2_EN_BAR C_STRMOUT VDD GND N L=0.24 W=0.60 $X=24.80 
$Y=37.67 
R1R2_EN 188 R2_EN_BAR GND N L=0.24 W=0.60 $X=25.84 $Y=37.67 
M161 R1R2_EN C_STRMOUT R1_EN_BAR GND N L=0.24 W=0.60 $X=26.88 
* $Y=37.67 
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M162 VDD 188 RLEN_BAR GND N L=0.24 W=0.60 $X=27.92 $Y=37.67 
M163 FROM_RIGHT C_LR 227 GND N L=0.24 W=0.60 $X=11. 23 $Y=41.49 
M164 FROM_LEFT 231 227 GND N L=0.24 W=0.60 $X=11.23 $Y=42.53 
M165 191 190 221 GND N L=0.24 W=0.60 $X=31.69 $Y=42.99 
M166 191 189 192 GND N L=0.24 W=0.60 $X=33.17 $Y=42.99 
M167 193 189 194 GND N L=0.24 W=0.60 $X=35.21 $Y=42.99 
M168 194 190 195 GND N L=0.24 W=0.60 $X=36.69 $Y=42.99 
M169 196 190 222 GND N L=0.24 W=0.60 $X=39.73 $Y=42.99 
M170 196 189 197 GND N L=0.24 W=0.60 $X=41. 21 $Y=42.99 
M171 198 189 199 GND N L=0.24 W=0.60 $X=43.25 $Y=42.99 
M172 199 190 200 GND N L=0.24 W=0.60 $X=44.73 $Y=42.99 
M173 201 190 223 GND N L=0.24 W=0.60 $X=47.77 $Y=42.99 
M174 201 189 202 GND N L=0.24 W=0.60 $X=49.25 $Y=42.99 
M175 203 189 204 GND N L=0.24 W=0.60 $X=51.29 $Y=42.99 
M176 204 190 205 GND N L=0.24 W=0.60 $X=52.77 $Y=42.99 
M177 206 190 224 GND N L=0.24 W=0.60 $X=55.81 $Y=42.99 
M178 206 189 207 GND N L=0.24 W=0.60 $X=57.29 $Y=42.99 
M179 208 189 209 GND N L=0.24 W=0.60 $X=59.33 $Y=42.99 
M180 209 190 210 GND N L=0.24 W=0.60 $X=60.81 $Y=42.99 
M181 211 190 225 GND N L=0.24 W=0.60 $X=63.85 $Y=42.99 
M182 211 189 212 GND N L=0.24 W=0.60 $X=65.33 $Y=42.99 
M183 213 189 214 GND N L=0.24 W=0.60 $X=67.37 $Y=42.99 
M184 214 190 215 GND N L=0.24 W=0.60 $X=68.85 $Y=42.99 
M185 216 190 226 GND N L=0.24 W=0.60 $X=71.89 $Y=42.99 
M186 216 189 217 GND N L=0.24 W=0.60 $X=73.37 $Y=42.99 
M187 218 189 219 GND N L=0.24 W=0.60 $X=75.41 $Y=42.99 
M188 219 190 220 GND N L=0.24 W=0.60 $X=76.89 $Y=42.99 
M189 GND 189 190 GND N L=0.24 W=0.60 $X=79.93 $Y=42.99 
M190 GND R1_EN_BAR 189 GND N L=0.24 W=0.60 $X=80.97 $Y=42.99 
M191 GND R1R2_CLK_BAR 189 GND N L=0.24 W=0.60 $X=82.01 $Y=42.99 
M192 GND G_ENABLE 228 GND N L=0.24 W=0.60 $X=17.00 $Y=43.35 
M193 229 C_LR 355 GND N L=0.24 W=0.60 $X=25.53 $Y=43.60 
M194 GND 93 355 GND N L=0.24 W=0.60 $X=26.13 $Y=43.60 
M195 GND 229 230 GND N L=0.24 W=0.60 $X=27.17 $Y=43.60 
M196 GND 228 ZID_OUT GND N L=0.24 W=0.60 $X=17.00 $Y=44.39 
M197 221 RLDATAOUT 356 GND N L=0.24 W=0.60 $X=31.09 $Y=44.53 
M198 GND VDD 356 GND N L=0.24 W=0.60 $X=31.69 $Y=44.53 
M199 R1_DATAOUT 191 GND GND N L=0.24 W=0.60 $X=32.73 $Y=44.53 
M200 GND 192 193 GND N L=0.24 W=0.60 $X=35.05 $Y=44.53 
M201 GND 194 357 GND N L=0.24 W=0.60 $X=36.09 $Y=44.53 
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M202 192 VDD 357 GND N L=0.24 W=0.60 $X=36.69 $Y=44.53 
M203 222 195 358 GND N L=0.24 W=0.60 $X=39.13 $Y=44.53 
M204 GND VDD 358 GND N L=0.24 W=0.60 $X=39.73 $Y=44.53 
M205 GND 196 195 GND N L=0.24 W=0.60 $X=40.77 $Y=44.53 
M206 GND 197 198 GND N L=0.24 W=0.60 $X=43.09 $Y=44.53 
M207 GND 199 359 GND N L=0.24 W=0.60 $X=44.13 $Y=44.53 
M208 197 VDD 359 GND N L=0.24 W=0.60 $X=44.73 $Y=44.53 
M209 223 200 360 GND N L=0.24 W=0.60 $X=47 .17 $Y=44.53 
M210 GND VDD 360 GND N L=0.24 W=0.60 $X=47.77 $Y=44.53 
M211 GND 201 200 GND N L=0.24 W=0.60 $X=48.81 $Y=44.53 
M212 GND 202 203 GND N L=0.24 W=0.60 $X=51.13 $Y=44.53 
M213 GND 204 361 GND N L=0.24 W=0.60 $X=52.17 $Y=44.53 
M214 202 VDD 361 GND N L=0.24 W=0.60 $X=52.77 $Y=44.53 
M215 224 205 362 GND N L=0.24 W=0.60 $X=55.21 $Y=44.53 
M216 GND VDD 362 GND N L=0.24 W=0.60 $X=55.81 $Y=44.53 
M217 GND 206 205 GND N L=0.24 W=0.60 $X=56.85 $Y=44.53 
M218 GND 207 208 GND N L=0.24 W=0.60 $X=59.17 $Y=44.53 
M219 GND 209 363 GND N L=0.24 W=0.60 $X=60.21 $Y=44.53 
M220 207 VDD 363 GND N L=0.24 W=0.60 $X=60.81 $Y=44.53 
M221 225 210 364 GND N L=0.24 W=0.60 $X=63.25 $Y=44.53 
M222 GND VDD 364 GND N L=0.24 W=0.60 $X=63.85 $Y=44.53 
M223 GND 211 210 GND N L=0.24 W=0.60 $X=64.89 $Y=44.53 
M224 GND 212 213 GND N L=0.24 W=0.60 $X=67.21 $Y=44.53 
M225 GND 214 365 GND N L=0.24 W=0.60 $X=68.25 $Y=44.53 
M226 212 VDD 365 GND N L=0.24 W=0.60 $X=68.85 $Y=44.53 
M227 226 215 366 GND N L=0.24 W=0.60 $X=71.29 $Y=44.53 
M228 GND VDD 366 GND N L=0.24 W=0.60 $X=71.89 $Y=44.53 
M229 GND 216 215 GND N L=0.24 W=0.60 $X=72.93 $Y=44.53 
M230 GND 217 218 GND N L=0.24 W=0.60 $X=75.25 $Y=44.53 
M231 GND 219 367 GND N L=0.24 W=0.60 $X=76.29 $Y=44.53 
M232 217 VDD 367 GND N L=0.24 W=0.60 $X=76.89 $Y=44.53 
M233 GND C_LOADR1R2_R4R5 232 GND N L=0.24 W=0.60 $X=79.27 
* 
$Y=44.53 
M234 R1_DATAOUT 232 220 GND N L=0.24 W=0.60 $X=81.31 $Y=44.53 
M235 S_OUT C_LOADR1R2_R4R5 220 GND N L=0.24 W=0.60 $X=82.35 
* 
$Y=44.53 
M236 GND C_LR 231 GND N L=0.24 W=0.60 $X=11.23 $Y=44.57 
M237 GND 233 ZID_OUT GND N L=0.24 W=0.60 $X=17.00 $Y=45.43 
M238 GND ZID_OUT 233 GND N L=0.24 W=0.60 $X=17.00 $Y=46.47 
M239 FROM_ABOVE 231 235 GND N L=0.24 W=0.60 $X=11.23 $Y=46.61 
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GND 236 233 GND N L=0.24 W=0.60 $X=17.00 $Y=47.51 M240 
M241 FROM_BELOW C_LR 235 GND N L=0.24 W=0.60 $X=11.23 $Y=47.65 
M242 236 D1 237 GND N L=0.24 W=0.60 $X=17.00 $Y=49.55 
M243 84 C_RC 235 GND N L=0.24 W=0.60 $X=11.23 $Y=49.69 
M244 S_OUT 95 94 GND N L=0.24 W=0.60 $X=82.40 $Y=49.88 
M245 D1 237 236 GND N L=0.24 W=0.60 $X=17.00 $Y=50.59 
M246 GND C_LR 239 GND N L=0.24 W=0.60 $X=21.45 $Y=50.66 
M247 234 239 238 GND N L=0.24 W=0.60 $X=23.49 $Y=50.66 
M248 234 238 239 GND N L=0.24 W=0.60 $X=24.53 $Y=50.66 
M249 GND C_RC 241 GND N L=0.24 W=0.60 $X=26.99 $Y=50.66 
M250 HP_COL_IN 241 238 GND N L=0.24 W=0.60 $X=29.03 $Y=50.66 
M251 HP_ROW_IN C_RC 238 GND N L=0.24 W=0.60 $X=30.07 $Y=50.66 
M252 GND 238 242 GND N L=0.24 W=0.60 $X=32.11 $Y=50.66 
M253 GND C_ENR1R2 242 GND N L=0.24 W=0.60 $X=33.15 $Y=50.66 
M254 GND 242 95 GND N L=0.24 W=0.60 $X=34.19 $Y=50.66 
M255 GND C_CYCLERO 95 GND N L=0.24 W=0.60 $X=35.23 $Y=50.66 
M256 84 250 227 GND N L=0.24 W=0.60 $X=11.23 $Y=50.73 
M257 A_IN 251 94 GND N L=0.24 W=0.60 $X=82.40 $Y=50.92 
M258 GND DO 237 GND N L=0.24 W=0.60 $X=17.00 $Y=52.63 
M259 GND C_RC 250 GND N L=0.24 W=0.60 $X=11.23 $Y=52.77 
M260 249 R3_DATA_OUT 368 GND N L=0.24 W=0.60 $X=58.72 $Y=52.77 
M261 GND G_ENABLE 368 GND N L=0.24 W=0.60 $X=59.32 $Y=52.77 
M262 R3_DATA_OUT 253 GND GND N L=0.24 W=0.60 $X=60.36 $Y=52.77 
M263 GND 244 243 GND N L=0.24 W=0.60 $X=62.68 $Y=52.77 
M264 GND 254 369 GND N L=0.24 W=0.60 $X=63.72 $Y=52.77 
M265 244 G_ENABLE 369 GND N L=0.24 W=0.60 $X=64.32 $Y=52.77 
M266 GND 247 240 GND N L=0.24 W=0.60 $X=72.56 $Y=52.77 
M267 GND A_IN 248 GND N L=0.24 W=0.60 $X=77.68 $Y=52.77 
M268 GND 95 251 GND N L=0.24 W=0.60 $X=82.40 $Y=52.96 
M269 GND C_IN 245 GND N L=0.24 W=0.60 $X=66.36 $Y=53.01 
M270 S_OUT 247 245 GND N L=0.24 W=0.60 $X=67.40 $Y=53.01 
M271 C_IN 240 S_OUT GND N L=0.24 W=0.60 $X=68.44 $Y=53.01 
M272 C_IN 247 C_OUT GND N L=0.24 W=0.60 $X=69.48 $Y=53.01 
M273 C_OUT 240 246 GND N L=0.24 W=0.60 $X=70.52 $Y=53.01 
M274 247 246 248 GND N L=0.24 W=0.60 $X=74.60 $Y=53.05 
M275 246 248 247 GND N L=0.24 W=0.60 $X=75.64 $Y=53.05 
M276 R3_CLK_BAR R3_CLK GND GND N L=0.24 W=1.20 $X=38.62 $Y=53.43 
M277 R3_CLK 256 GND GND N L=0.24 W=1.20 $X=40.66 $Y=53.43 
M278 B_IN C_ENR1R2 230 GND N L=0.24 W=0.60 $X=55.82 $Y=53.49 
M279 256 G_CLK 370 GND N L=0.24 W=0.60 $X=42.70 $Y=54.03 
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M280 
M281 
GND 255 370 GND N L=0.24 W=0.60 $X=43.30 
GND 234 371 GND N L=0.24 W=0.60 $X=44.34 
$Y=54.03 
$Y=54.03 
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M282 99 C_ENRO_BAR 371 GND N L=0.24 W=0.60 $X=44.94 $Y=54.03 
M283 252 99 372 GND N L=0.24 W=0.60 $X=46.98 $Y=54.03 
M284 GND G_ENABLE 372 GND N L=0.24 W=0.60 $X=47.58 $Y=54.03 
M285 GND 252 255 GND N L=0.24 W=0.60 $X=48.62 $Y=54.03 
M286 GND C_SYMIO 255 GND N L=0.24 W=0.60 $X=49.66 $Y=54.03 
M287 249 R3_CLK_BAR 253 GND N L=0.24 W=0.60 $X=59.32 $Y=54.31 
M288 244 R3_CLK 253 GND N L=0.24 W=0.60 $X=60.80 $Y=54.31 
M289 243 R3_CLK 254 GND N L=0.24 W=0.60 $X=62.84 $Y=54.31 
M290 C_OUT R3_CLK_BAR 254 GND N L=0.24 W=0.60 $X=64.32 $Y=54.31 
M291 B_IN 260 84 GND N L=0.24 W=0.60 $X=55.82 $Y=54.53 
M292 C_IN 259 GND GND N L=0.24 W=0.60 $X=67.16 $Y=55.11 
M293 GND R3_DATA_OUT 259 GND N L=0.24 W=0.60 $X=68.20 $Y=55.11 
M294 GND C_ADDC 259 GND N L=0.24 W=0.60 $X=69.24 $Y=55.11 
M295 
M296 
246 B_IN 257 GND N L=0.24 W=0.60 $X=72.43 
B_IN 257 246 GND N L=0.24 W=0.60 $X=73.47 
$Y=55.23 
$Y=55.23 
M297 GND C_SUB 257 GND N L=0.24 W=0.60 $X=75.51 $Y=55.23 
M298 84 C_LOADRO REG_IN GND N L=0.24 W=0.60 $X=9.05 $Y=55.91 
M299 94 261 REG_IN GND N L=0.24 W=0.60 $X=10.09 $Y=55.91 
M300 GND C_LOADRO 261 GND N L=0.24 W=0.60 $X=12.13 $Y=55.91 
M301 DO C_LOADRO A_IN GND N L=0.24 W=0.60 $X=79.18 $Y=55.93 
M302 D-1 262 A_IN GND N L=0.24 W=0.60 $X=80.22 $Y=55.93 
M303 GND C_LOADRO 262 GND N L=0.24 W=0.60 $X=82.26 $Y=55.93 
M304 GND C_ENR1R2 260 GND N L=0.24 W=0.60 $X=55.82 $Y=56.57 
M305 HP_COL_OUT HP_COL_IN 258 GND N L=0.24 W=0.60 $X=26.39 
* $Y=57.07 
M306 HP_COL_OUT 258 HP_COL_IN GND N L=0.24 W=0.60 $X=27.43 
* $Y=57.07 
M307 
M308 
GND G_ENABLE 258 GND N 
* 
M309 
* 
HP_ROW_IN 
$Y=57.07 
HP_ROW_OUT 
$Y=57.07 
258 HP_ROW_OUT 
HP_ROW_IN 258 
L=0.24 W=0.60 $X=29.47 $Y=57.07 
GND N L=0.24 W=0.60 $X=31. 51 
GND N L=0.24 W=0.60 $X=32.55 
M310 GND C_HLDMSB CLK_REG GND N L=0.24 W=0.60 $X=9.20 $Y=62.33 
M311 GND R3_CLK_BAR CLK_REG GND N L=0.24 W=0.60 $X=10.24 $Y=62.33 
M312 263 VDD 373 GND N L=0.24 W=0.60 $X=12.29 $Y=62.33 
M313 GND 290 373 GND N L=0.24 W=0.60 $X=12.89 $Y=62.33 
M314 GND 263 264 GND N L=0.24 W=0.60 $X=13.93 $Y=62.33 
M315 D7 291 GND GND N L=0.24 W=0.60 $X=16.25 $Y=62.33 
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M316 GND VDD 374 GND N L=0.24 W=0.60 $X=17.29 $Y=62.33 
M317 281 D7 374 GND N L=0.24 W=0.60 $X=17.89 $Y=62.33 
M318 265 VDD 375 GND N L=0.24 W=0.60 $X=20.33 $Y=62.33 
M319 GND 292 375 GND N L=0.24 W=0.60 $X=20.93 $Y=62.33 
M320 GND 265 266 GND N L=0.24 W=0.60 $X=21.97 $Y=62.33 
M321 D6 293 GND GND N L=0.24 W=0.60 $X=24.29 $Y=62.33 
M322 GND VDD 376 GND N L=0.24 W=0.60 $X=25.33 $Y=62.33 
M323 282 D6 376 GND N L=0.24 W=0.60 $X=25.93 $Y=62.33 
M324 267 VDD 377 GND N L=0.24 W=0.60 $X=28.37 $Y=62.33 
M325 GND 294 377 GND N L=0.24 W=0.60 $X=28.97 $Y=62.33 
M326 GND 267 268 GND N L=0.24 W=0.60 $X=30.01 $Y=62.33 
M327 D5 295 GND GND N L=0.24 W=0.60 $X=32.33 $Y=62.33 
M328 GND VDD 378 GND N L=0.24 W=0.60 $X=33.37 $Y=62.33 
M329 283 D5 378 GND N L=0.24 W=0.60 $X=33.97 $Y=62.33 
M330 269 VDD 379 GND N L=0.24 W=0.60 $X=36.41 $Y=62.33 
M331 GND 296 379 GND N L=0.24 W=0.60 $X=37.01 $Y=62.33 
M332 GND 269 270 GND N L=0.24 W=0.60 $X=38.05 $Y=62.33 
M333 D4 297 GND GND N L=0.24 W=0.60 $X=40.37 $Y=62.33 
M334 GND VDD 380 GND N L=0.24 W=0.60 $X=41.41 $Y=62.33 
M335 284 D4 380 GND N L=0.24 W=0.60 $X=42.01 $Y=62.33 
M336 271 VDD 381 GND N L=0.24 W=0.60 $X=44.45 $Y=62.33 
M337 GND 298 381 GND N L=0.24 W=0.60 $X=45.05 $Y=62.33 
M338 GND 271 272 GND N L=0.24 W=0.60 $X=46.09 $Y=62.33 
M339 D3 299 GND GND N L=0.24 W=0.60 $X=48.41 $Y=62.33 
M340 GND VDD 382 GND N L=0.24 W=0.60 $X=49.45 $Y=62.33 
M341 285 D3 382 GND N L=0.24 W=0.60 $X=50.05 $Y=62.33 
M342 273 VDD 383 GND N L=0.24 W=0.60 $X=52.49 $Y=62.33 
M343 GND 300 383 GND N L=0.24 W=0.60 $X=53.09 $Y=62.33 
M344 GND 273 274 GND N L=0.24 W=0.60 $X=54.13 $Y=62.33 
M345 D2 301 GND GND N L=0.24 W=0.60 $X=56.45 $Y=62.33 
M346 GND VDD 384 GND N L=0.24 W=0.60 $X=57.49 $Y=62.33 
M347 286 D2 384 GND N L=0.24 W=0.60 $X=58.09 $Y=62.33 
M348 275 VDD 385 GND N L=0.24 W=0.60 $X=60.53 $Y=62.33 
M349 GND 302 385 GND N L=0.24 W=0.60 $X=61.13 $Y=62.33 
M350 GND 275 276 GND N L=0.24 W=0.60 $X=62.17 $Y=62.33 
M351 D1 303 GND GND N L=0.24 W=0.60 $X=64.49 $Y=62.33 
M352 GND VDD 386 GND N L=0.24 W=0.60 $X=65.53 $Y=62.33 
M353 287 D1 386 GND N L=0.24 W=0.60 $X=66.13 $Y=62.33 
M354 277 VDD 387 GND N L=0.24 W=0.60 $X=68.57 $Y=62.33 
M355 GND 304 387 GND N L=0.24 W=0.60 $X=69.17 $Y=62.33 
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M356 GND 277 278 GND N L=0.24 W=0.60 $X=70.21 $Y=62.33 
M357 DO 305 GND GND N L=0.24 W=0.60 $X=72.53 $Y=62.33 
M358 GND VDD 388 GND N L=0.24 W=0.60 $X=73.57 $Y=62.33 
M359 288 DO 388 GND N L=0.24 W=0.60 $X=74.17 $Y=62.33 
M360 279 99 389 GND N L=0.24 W=0.60 $X=76.61 $Y=62.33 
M361 GND 306 389 GND N L=0.24 W=0.60 $X=77.21 $Y=62.33 
M362 GND 279 280 GND N L=0.24 W=0.60 $X=78.25 $Y=62.33 
M363 D-1 307 GND GND N L=0.24 W=0.60 $X=80.57 $Y=62.33 
M364 GND 99 390 GND N L=0.24 W=0.60 $X=81.61 $Y=62.33 
M365 289 D-1 390 GND N L=0.24 W=0.60 $X=82.21 $Y=62.33 
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M366 REG_IN CLK_REG_BAR 290 GND N L=0.24 W=0.60 $X=12.29 $Y=63.87 
M367 264 CLK_REG 290 GND N L=0.24 W=0.60 $X=13.77 $Y=63.87 
M368 263 CLK_REG 291 GND N L=0.24 W=0.60 $X=15.81 $Y=63.87 
M369 281 CLK_REG_BAR 291 GND N L=0.24 W=0.60 $X=17.29 $Y=63.87 
M370 D7 R3_CLK_BAR 292 GND N L=0.24 W=0.60 $X=20.33 $Y=63.87 
M371 266 R3_CLK 292 GND N L=0.24 W=0.60 $X=21.81 $Y=63.87 
M372 265 R3_CLK 293 GND N L=0.24 W=0.60 $X=23.85 $Y=63.87 
M373 282 R3_CLK_BAR 293 GND N L=0.24 W=0.60 $X=25.33 $Y=63.87 
M374 D6 R3_CLK_BAR 294 GND N L=0.24 W=0.60 $X=28.37 $Y=63.87 
M375 268 R3_CLK 294 GND N L=0.24 W=0.60 $X=29.85 $Y=63.87 
M376 267 R3_CLK 295 GND N L=0.24 W=0.60 $X=31.89 $Y=63.87 
M377 283 R3_CLK_BAR 295 GND N L=0.24 W=0.60 $X=33.37 $Y=63.87 
M378 D5 R3_CLK_BAR 296 GND N L=0.24 W=0.60 $X=36.41 $Y=63.87 
M379 270 R3_CLK 296 GND N L=0.24 W=0.60 $X=37.89 $Y=63.87 
M380 269 R3_CLK 297 GND N L=0.24 W=0.60 $X=39.93 $Y=63.87 
M381 284 R3_CLK_BAR 297 GND N L=0.24 W=0.60 $X=41.41 $Y=63.87 
M382 D4 R3_CLK_BAR 298 GND N L=0.24 W=0.60 $X=44.45 $Y=63.87 
M383 272 R3_CLK 298 GND N L=0.24 W=0.60 $X=45.93 $Y=63.87 
M384 271 R3_CLK 299 GND N L=0.24 W=0.60 $X=47.97 $Y=63.87 
M385 285 R3_CLK_BAR 299 GND N L=0.24 W=0.60 $X=49.45 $Y=63.87 
M386 D3 R3_CLK_BAR 300 GND N L=0.24 W=0.60 $X=52.49 $Y=63.87 
M387 274 R3_CLK 300 GND N L=0.24 W=0.60 $X=53.97 $Y=63.87 
M388 273 R3_CLK 301 GND N L=0.24 W=0.60 $X=56.01 $Y=63.87 
M389 286 R3_CLK_BAR 301 GND N L=0.24 W=0.60 $X=57.49 $Y=63.87 
M390 D2 R3_CLK_BAR 302 GND N L=0.24 W=0.60 $X=60.53 $Y=63.87 
M391 276 R3_CLK 302 GND N L=0.24 W=0.60 $X=62.01 $Y=63.87 
M392 275 R3_CLK 303 GND N L=0.24 W=0.60 $X=64.05 $Y=63.87 
M393 287 R3_CLK_BAR 303 GND N L=0.24 W=0.60 $X=65.53 $Y=63.87 
M394 D1 R3_CLK_BAR 304 GND N L=0.24 W=0.60 $X=68.57 $Y=63.87 
M395 278 R3_CLK 304 GND N L=0.24 W=0.60 $X=70.05 $Y=63.87 
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M396 277 R3_CLK 305 GND N L=0.24 W=0.60 $X=72.09 $Y=63.87 
M397 288 R3_CLK_BAR 305 GND N L=0.24 W=0.60 $X=73.57 $Y=63.87 
M398 DO R3_CLK_BAR 306 GND N L=0.24 W=0.60 $X=76.61 $Y=63.87 
M399 280 R3_CLK 306 GND N L=0.24 W=0.60 $X=78.09 $Y=63.87 
M400 279 R3_CLK 307 GND N L=0.24 W=0.60 $X=80.13 $Y=63.87 
M401 289 R3_CLK_BAR 307 GND N L=0.24 W=0.60 $X=81.61 $Y=63.87 
M402 GND CLK_REG CLK_REG_BAR GND N L=0.24 W=0.60 $X=9.25 $Y=64.25 
M403 VDD C_SYMIO 108 VDD P L=0.24 W=1.20 $X=12.49 $Y=9.68 
M404 VDD C_SYMIO 111 VDD P L=0.24 W=0.60 $X=36.83 $Y=10.20 
M405 VDD 108 109 VDD P L=0.24 W=1.20 $X=25.33 $Y=10.64 
M406 VDD G_CLK 108 VDD P L=0.24 W=1.20 $X=12.49 $Y=10.72 
M407 
M408 
M409 
M410 
M411 
M412 
M413 
M414 
M415 
M416 
M417 
M418 
M419 
M420 
113 109 114 VDD P L=0.24 W=0.60 $X=15.59 
114 108 115 VDD P L=0.24 W=0.60 $X=16.63 
116 108 117 VDD P L=0.24 W=0.60 $X=18.71 
86 109 117 VDD P L=0.24 W=0.60 $X=19.75 
118 109 119 VDD P L=0.24 W=0.60 $X=28.43 
119 108 120 VDD P L=0.24 W=0.60 $X=29.47 
121 108 122 VDD P L=0.24 W=0.60 $X=31.55 
87 109 122 VDD P L=0.24 W=0.60 $X=32.59 
VDD C_FZTR 112 VDD P L=0.24 W=0.60 $X=52.56 
VDD G_CLK 112 VDD P L=0.24 W=0.60 $X=53.60 
123 110 124 VDD P L=0.24 W=0.60 $X=55.68 
124 112 125 VDD P L=0.24 W=0.60 $X=56.72 
126 112 127 VDD P L=0.24 W=0.60 $X=58.80 
127 110 130 VDD P L=0.24 W=0.60 $X=59.84 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11. 32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11.32 
$Y=11. 32 
M421 VDD 112 110 VDD P L=0.24 W=0.60 $X=62.96 $Y=11.32 
M422 VDD V_ENABLE 128 VDD P L=0.24 W=0.60 $X=64.00 $Y=11.32 
M423 VDD H_ENABLE 128 VDD P L=0.24 W=0.60 $X=65.04 $Y=11.32 
M424 
M425 
M426 
M427 
M428 
M429 
* 
M430 
* 
M431 
VDD H_ENABLE 308 VDD P L=0.24 W=0.60 $X=66.08 
129 V_ENABLE 308 VDD P L=0.24 W=0.60 $X=66.68 
$Y=11.32 
$Y=11.32 
VDD G_ENABLE 108 VDD P L=0.24 W=1.20 $X=12.49 $Y=11.76 
A_IN C_SYMIO 131 VDD P L=0.24 W=0.60 $X=36.83 $Y=12.24 
131 111 133 VDD P L=0.24 W=0.60 $X=36.83 $Y=13.28 
118 C_LOADR1R2_R4R5 132 VDD P L=0.24 W=0.60 $X=25.93 
$Y=14.04 
84 C_LOADR1R2_R4R5 113 VDD P L=0.24 W=0.60 $X=13.09 
$Y=14.60 
88 137 118 VDD P L=0.24 W=0.60 $X=25.93 $Y=15.09 
M432 DATA_OUT 135 131 VDD P L=0.24 W=0.60 $X=36.83 $Y=15.32 
M433 113 138 136 VDD P L=0.24 W=0.60 $X=13.09 $Y=15.65 
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M434 DATA_OUT G_ENABLE 84 VDD P L=0.24 W=0.60 $X=36.83 
M435 VDD 90 116 VDD P L=0.24 W=0.60 $X=15.59 $Y=16.46 
M436 VDD 114 116 VDD P L=0.24 W=0.60 $X=16.63 $Y=16.46 
M437 VDD 116 115 VDD P L=0.24 W=0.60 $X=17.67 $Y=16.46 
M438 VDD 117 132 VDD P L=0.24 W=0.60 $X=19.71 $Y=16.46 
VDD 90 86 VDD P L=0.24 W=0.60 $X=20.75 
VDD 132 86 VDD P L=0.24 W=0.60 $X=21.79 
VDD 90 121 VDD P L=0.24 W=0.60 $X=28.43 
VDD 119 121 VDD P L=0.24 W=0.60 $X=29.47 
VDD 121 120 VDD P L=0.24 W=0.60 $X=30.51 
VDD 122 133 VDD P L=0.24 W=0.60 $X=32.55 
VDD 90 87 VDD P L=0.24 W=0.60 $X=33.59 
VDD 133 87 VDD P L=0.24 W=0.60 $X=34.63 
VDD 89 123 VDD P L=0.24 W=0.60 $X=53.64 
VDD 90 126 VDD P L=0.24 W=0.60 $X=55.68 
VDD 124 126 VDD P L=0.24 W=0.60 $X=56.72 
VDD 126 125 VDD P L=0.24 W=0.60 $X=57.76 
VDD 127 134 VDD P L=0.24 W=0.60 $X=59.80 
VDD 90 130 VDD P L=0.24 W=0.60 $X=60.84 
VDD 134 130 VDD P L=0.24 W=0.60 $X=61.88 
VDD 134 309 VDD P L=0.24 W=0.60 $X=63.60 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
$Y=16.46 
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$Y=16.36 
M439 
M440 
M441 
M442 
M443 
M444 
M445 
M446 
M447 
M448 
M449 
M450 
M451 
M452 
M453 
M454 
M455 309 C_FZTR 310 VDD P L=0.24 W=0.60 $X=64.20 $Y=16.46 
M456 G_ENABLE 128 310 VDD P L=0.24 W=0.60 $X=64.80 $Y=16.46 
M457 VDD 129 90 VDD P L=0.24 W=1.20 $X=67.08 $Y=16.46 
M458 VDD C_LOADR1R2_R4R5 137 VDD P L=0.24 W=0.60 $X=25.93 
* $Y=17.13 
M459 VDD C_LOADR1R2_R4R5 138 VDD P L=0.24 W=0.60 $X=13.09 
* $Y=17.69 
M460 VDD G_ENABLE 135 VDD P L=0.24 W=0.60 $X=36.83 $Y=18.40 
M461 VDD C_FZTR 139 VDD P L=0.24 W=0.60 $X=30.12 $Y=19.84 
M462 GND C_FZTR ZTE_PSOUT VDD P L=0.24 W=0.60 $X=32.16 $Y=19.84 
M463 ZTE_PSOUT 139 140 VDD P L=0.24 W=0.60 $X=33.20 $Y=19.84 
M464 VDD 86 140 VDD P L=0.24 W=0.60 $X=34.24 $Y=19.84 
M465 VDD 87 140 VDD P L=0.24 W=0.60 $X=35.28 $Y=19.84 
M466 VDD ZTE_PSIN 142 VDD P L=0.24 W=0.60 $X=13.09 $Y=20.73 
M467 VDD 141 311 VDD P L=0.24 W=0.60 $X=14.81 $Y=20.73 
M468 88 GND 311 VDD P L=0.24 W=0.60 $X=14.81 $Y=21.33 
M469 144 87 312 VDD P L=0.24 W=0.60 $X=22.56 $Y=21.64 
M470 
M471 
VDD 133 313 VDD P L=0.24 W=0.60 $X=24.13 
VDD 142 314 VDD P L=0.24 W=0.60 $X=13.09 
$Y=21.64 
$Y=21.77 
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M472 VDD 86 312 VDD P L=0.24 W=0.60 $X=22.56 $Y=22.24 
M473 313 86 315 VDD P L=0.24 W=0.60 $X=24.13 $Y=22.24 
M474 141 ZID_OUT 314 VDD P L=0.24 W=0.60 $X=13.09 $Y=22.37 
M475 143 C_SYMIO 315 VDD P L=0.24 W=0.60 $X=24.13 $Y=22.86 
M476 VDD 144 316 VDD P L=0.24 W=0.60 $X=22.56 $Y=23.28 
M477 145 ZTE_SIN 317 VDD P L=0.24 W=0.60 $X=14.81 $Y=23.38 
M478 317 ZID_OUT 318 VDD P L=0.24 W=0.60 $X=14.81 $Y=23.98 
M479 316 143 319 VDD P L=0.24 W=0.60 $X=22.56 $Y=24.17 
M480 136 ZID_OUT 320 VDD P L=0.24 W=0.60 $X=13.09 $Y=24.52 
M481 VDD GND 318 VDD P L=0.24 W=0.60 $X=14.81 $Y=24.58 
M482 146 ZTE_PSIN 319 VDD P L=0.24 W=0.60 $X=22.56 $Y=24.90 
M483 VDD 146 147 VDD P L=0.24 W=0.60 $X=24.13 $Y=25.07 
M484 VDD GND 320 VDD P L=0.24 W=0.60 $X=13.09 $Y=25.12 
M485 ZTE_SOUT 145 VDD VDD P L=0.24 W=0.60 $X=14.81 $Y=25.68 
M486 VDD 147 89 VDD P L=0.24 W=0.60 $X=24.13 $Y=26.16 
M487 VDD C_FZTR 89 VDD P L=0.24 W=0.60 $X=24.13 $Y=27.20 
M488 VDD 92 167 VDD P L=0.24 W=0.60 $X=30.49 $Y=29.28 
M489 VDD VDD 167 VDD P L=0.24 W=0.60 $X=31.53 $Y=29.28 
M490 VDD 173 92 VDD P L=0.24 W=0.60 $X=32.57 $Y=29.28 
M491 VDD 155 154 VDD P L=0.24 W=0.60 $X=34.61 $Y=29.28 
M492 VDD 174 155 VDD P L=0.24 W=0.60 $X=35.65 $Y=29.28 
M493 VDD VDD 155 VDD P L=0.24 W=0.60 $X=36.69 $Y=29.28 
M494 VDD 149 168 VDD P L=0.24 W=0.60 $X=38.53 $Y=29.28 
M495 VDD VDD 168 VDD P L=0.24 W=0.60 $X=39.57 $Y=29.28 
M496 VDD 175 149 VDD P L=0.24 W=0.60 $X=40.61 $Y=29.28 
M497 VDD 157 156 VDD P L=0.24 W=0.60 $X=42.65 $Y=29.28 
M498 VDD 176 157 VDD P L=0.24 W=0.60 $X=43.69 $Y=29.28 
M499 VDD VDD 157 VDD P L=0.24 W=0.60 $X=44.73 $Y=29.28 
M500 VDD 150 169 VDD P L=0.24 W=0.60 $X=46.57 $Y=29.28 
M501 VDD VDD 169 VDD P L=0.24 W=0.60 $X=47.61 $Y=29.28 
M502 VDD 177 150 VDD P L=0.24 W=0.60 $X=48.65 $Y=29.28 
M503 VDD 159 158 VDD P L=0.24 W=0.60 $X=50.69 $Y=29.28 
M504 VDD 178 159 VDD P L=0.24 W=0.60 $X=51.73 $Y=29.28 
M505 VDD VDD 159 VDD P L=0.24 W=0.60 $X=52.77 $Y=29.28 
M506 VDD 151 170 VDD P L=0.24 W=0.60 $X=54.61 $Y=29.28 
M507 VDD VDD 170 VDD P L=0.24 W=0.60 $X=55.65 $Y=29.28 
M508 VDD 179 151 VDD P L=0.24 W=0.60 $X=56.69 $Y=29.28 
M509 VDD 161 160 VDD P L=0.24 W=0.60 $X=58.73 $Y=29.28 
M510 VDD 180 161 VDD P L=0.24 W=0.60 $X=59.77 $Y=29.28 
M511 VDD VDD 161 VDD P L=0.24 W=0.60 $X=60.81 $Y=29.28 
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M512 
M513 
M514 
M515 
M516 
M517 
M518 
M519 
M520 
M521 
M522 
VDD 152 171 VDD P L=0.24 W=0.60 $X=62.65 
VDD VDD 171 VDD P L=0.24 W=0.60 $X=63.69 
VDD 181 152 VDD P L=0.24 W=0.60 $X=64.73 
VDD 163 162 VDD P L=0.24 W=0.60 $X=66.77 
VDD 182 163 VDD P L=0.24 W=0.60 $X=67.81 
VDD VDD 163 VDD P L=0.24 W=0.60 $X=68.85 
VDD 153 172 VDD P L=0.24 W=0.60 $X=70.69 
VDD VDD 172 VDD P L=0.24 W=0.60 $X=71.73 
VDD 183 153 VDD P L=0.24 W=0.60 $X=72.77 
VDD 165 164 VDD P L=0.24 W=0.60 $X=74.81 
VDD 184 165 VDD P L=0.24 W=0.60 $X=75.85 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
$Y=29.28 
M523 VDD VDD 165 VDD P L=0.24 W=0.60 $X=76.89 $Y=29.28 
M524 VDD C_LOADR1R2_R4R5 148 VDD P L=0.24 W=0.60 $X=79.27 
* $Y=29.28 
M525 92 C_LOADR1R2_R4R5 166 VDD P L=0.24 W=0.60 $X=81.31 
* $Y=29.28 
M526 S_OUT 148 166 VDD P L=0.24 W=0.60 $X=82.35 $Y=29.28 
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M527 VDD C_STRMOUT 185 VDD P L=0.24 W=0.60 $X=24.57 $Y=33.89 
M528 92 C_STRMOUT 93 VDD P L=0.24 W=0.60 $X=26.61 $Y=33.89 
M529 R1_DATAOUT 185 93 VDD P L=0.24 W=0.60 $X=27.65 $Y=33.89 
M530 167 187 173 VDD P L=0.24 W=0.60 $X=32.53 $Y=34.42 
M531 155 186 173 VDD P L=0.24 W=0.60 $X=33.57 $Y=34.42 
M532 
M533 
M534 
M535 
M536 
M537 
M538 
M539 
M540 
M541 
M542 
M543 
M544 
M545 
M546 
M547 
M548 
M549 
154 186 174 VDD P L=0.24 W=0.60 $X=35.65 
149 187 174 VDD P L=0.24 W=0.60 $X=36.69 
168 187 175 VDD P L=0.24 W=0.60 $X=40.57 
157 186 175 VDD P L=0.24 W=0.60 $X=41.61 
156 186 176 VDD P L=0.24 W=0.60 $X=43.69 
150 187 176 VDD P L=0.24 W=0.60 $X=44.73 
169 187 177 VDD P L=0.24 W=0.60 $X=48.61 
159 186 177 VDD P L=0.24 W=0.60 $X=49.65 
158 186 178 VDD P L=0.24 W=0.60 $X=51.73 
151 187 178 VDD P L=0.24 W=0.60 $X=52.77 
170 187 179 VDD P L=0.24 W=0.60 $X=56.65 
161 186 179 VDD P L=0.24 W=0.60 $X=57.69 
160 186 180 VDD P L=0.24 W=0.60 $X=59.77 
152 187 180 VDD P L=0.24 W=0.60 $X=60.81 
171 187 181 VDD P L=0.24 W=0.60 $X=64.69 
163 186 181 VDD P L=0.24 W=0.60 $X=65.73 
162 186 182 VDD P L=0.24 W=0.60 $X=67.81 
153 187 182 VDD P L=0.24 W=0.60 $X=68.85 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
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M550 
M551 
M552 
M553 
172 187 183 VDD P L=0.24 W=0.60 $X=72.73 
165 186 183 VDD P L=0.24 W=0.60 $X=73.77 
164 186 184 VDD P L=0.24 W=0.60 $X=75.85 
166 187 184 VDD P L=0.24 W=0.60 $X=76.89 
$Y=34.42 
$Y=34.42 
$Y=34.42 
$Y=34.42 
M554 VDD 187 186 VDD P L=0.24 W=1.20 $X=80.15 $Y=34.42 
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M555 VDD R2_EN_BAR 321 VDD P L=0.24 W=1.20 $X=81.19 $Y=34.42 
M556 187 R1R2_CLK_BAR 321 VDD P L=0.24 W=1.20 $X=81.79 $Y=34.42 
M557 VDD G_CLK R1R2_CLK_BAR VDD P L=0.24 W=0.60 $X=19.64 
* $Y=35.69 
M558 VDD C_ENR1R2 R1R2_EN VDD P L=0.24 W=0.60 $X=20.68 
* $Y=35.69 
M559 VDD C_LR R1R2_EN VDD P L=0.24 W=0.60 $X=21.72 $Y=35.69 
M560 VDD C_STRMOUT 188 VDD P L=0.24 W=0.60 $X=22.76 $Y=35.69 
M561 R2_EN_BAR 188 VDD VDD P L=0.24 W=0.60 $X=24.80 $Y=35.69 
M562 R1R2_EN C_STRMOUT R2_EN_BAR VDD P L=0.24 W=0.60 $X=25.84 
* $Y=35.69 
M563 R1R2_EN 188 R1_EN_BAR VDD P L=0.24 W=0.60 $X=26.88 
* $Y=35.69 
M564 VDD C_STRMOUT R1_EN_BAR VDD P L=0.24 W=0.60 $X=27.92 
* $Y=35.69 
M565 VDD 189 190 VDD P L=0.24 W=1.20 $X=80.15 $Y=40.59 
M566 VDD R1_EN_BAR 322 VDD P L=0.24 W=1.20 $X=81.19 $Y=40.59 
M567 189 R1R2_CLK_BAR 322 VDD P L=0.24 W=1.20 $X=81.79 $Y=40.59 
M568 191 189 221 VDD P L=0.24 W=0.60 $X=32.53 $Y=41.19 
M569 191 190 192 VDD P L=0.24 W=0.60 $X=33.57 $Y=41.19 
M570 
M571 
M572 
M573 
M574 
M575 
M576 
M577 
M578 
M579 
M580 
M581 
M582 
M583 
M584 
193 190 194 VDD P L=0.24 W=0.60 $X=35.65 
194 189 195 VDD P L=0.24 W=0.60 $X=36.69 
196 189 222 VDD P L=0.24 W=0.60 $X=40.57 
196 190 197 VDD P L=0.24 W=0.60 $X=41.61 
198 190 199 VDD P L=0.24 W=0.60 $X=43.69 
199 189 200 VDD P L=0.24 W=0.60 $X=44.73 
201 189 223 VDD P L=0.24 W=0.60 $X=48.61 
201 190 202 VDD P L=0.24 W=0.60 $X=49.65 
203 190 204 VDD P L=0.24 W=0.60 $X=51.73 
204 189 205 VDD P L=0.24 W=0.60 $X=52.77 
206 189 224 VDD P L=0.24 W=0.60 $X=56.65 
206 190 207 VDD P L=0.24 W=0.60 $X=57.69 
208 190 209 VDD P L=0.24 W=0.60 $X=59.77 
209 189 210 VDD P L=0.24 W=0.60 $X=60.81 
211 189 225 VDD P L=0.24 W=0.60 $X=64.69 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
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M585 
M586 
M587 
M588 
M589 
M590 
211 190 212 VDD P L=0.24 W=0.60 $X=65.73 
213 190 214 VDD P L=0.24 W=0.60 $X=67.81 
214 189 215 VDD P L=0.24 W=0.60 $X=68.85 
216 189 226 VDD P L=0.24 W=0.60 $X=72.73 
216 190 217 VDD P L=0.24 W=0.60 $X=73.77 
218 190 219 VDD P L=0.24 W=0.60 $X=75.85 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
$Y=41.19 
M591 219 189 220 VDD P L=0.24 W=0.60 $X=76.89 $Y=41.19 
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M592 FROM_RIGHT 231 227 VDD P L=0.24 W=0.60 $X=9.13 $Y=41.49 
M593 FROM_LEFT C_LR 227 VDD P L=0.24 W=0.60 $X=9.13 $Y=42.53 
M594 VDD G_ENABLE 228 VDD P L=0.24 W=0.60 $X=14.90 $Y=43.17 
M595 VDD C_LR 231 VDD P L=0.24 W=0.60 $X=9.13 $Y=44.57 
M596 ZID_OUT 228 323 VDD P L=0.24 W=0.60 $X=14.90 $Y=45.27 
M597 VDD C_LR 229 VDD P L=0.24 W=0.60 $X=25.53 $Y=45.40 
M598 VDD 93 229 VDD P L=0.24 W=0.60 $X=26.57 $Y=45.40 
M599 
M600 
VDD 229 230 VDD P L=0.24 W=0.60 $X=27.61 
VDD 233 323 VDD P L=0.24 W=0.60 $X=14.90 
$Y=45.40 
$Y=45.87 
M601 VDD R1_DATAOUT 221 VDD P L=0.24 W=0.60 $X=30.49 $Y=46.33 
M602 VDD VDD 221 VDD P L=0.24 W=0.60 $X=31.53 $Y=46.33 
M603 R1_DATAOUT 191 VDD VDD P L=0.24 W=0.60 $X=32.57 $Y=46.33 
M604 VDD 192 193 VDD P L=0.24 W=0.60 $X=34.61 $Y=46.33 
M605 VDD 194 192 VDD P L=0.24 W=0.60 $X=35.65 $Y=46.33 
M606 
M607 
M608 
M609 
M610 
M611 
M612 
M613 
M614 
M615 
M616 
M617 
M618 
M619 
M620 
M621 
M622 
M623 
M624 
VDD VDD 192 VDD P L=0.24 W=0.60 $X=36.69 
VDD 195 222 VDD P L=0.24 W=0.60 $X=38.53 
VDD VDD 222 VDD P L=0.24 W=0.60 $X=39.57 
VDD 196 195 VDD P L=0.24 W=0.60 $X=40.61 
VDD 197 198 VDD P L=0.24 W=0.60 $X=42.65 
VDD 199 197 VDD P L=0.24 W=0.60 $X=43.69 
VDD VDD 197 VDD P L=0.24 W=0.60 $X=44.73 
VDD 200 223 VDD P L=0.24 W=0.60 $X=46.57 
VDD VDD 223 VDD P L=0.24 W=0.60 $X=47.61 
VDD 201 200 VDD P L=0.24 W=0.60 $X=48.65 
VDD 202 203 VDD P L=0.24 W=0.60 $X=50.69 
VDD 204 202 VDD P L=0.24 W=0.60 $X=51.73 
VDD VDD 202 VDD P L=0.24 W=0.60 $X=52.77 
VDD 205 224 VDD P L=0.24 W=0.60 $X=54.61 
VDD VDD 224 VDD P L=0.24 W=0.60 $X=55.65 
VDD 206 205 VDD P L=0.24 W=0.60 $X=56.69 
VDD 207 208 VDD P L=0.24 W=0.60 $X=58.73 
VDD 209 207 VDD P L=0.24 W=0.60 $X=59.77 
VDD VDD 207 VDD P L=0.24 W=0.60 $X=60.81 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
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M625 
M626 
M627 
M628 
M629 
M630 
M631 
M632 
M633 
M634 
M635 
M636 
M637 
* 
VDD 210 225 VDD 
VDD VDD 225 VDD 
VDD 211 210 VDD 
VDD 212 213 VDD 
VDD 214 212 VDD 
VDD VDD 212 VDD 
VDD 215 226 VDD 
VDD VDD 226 VDD 
VDD 216 215 VDD 
VDD 217 218 VDD 
VDD 219 217 VDD 
VDD VDD 217 VDD 
VDD C_LOADR1R2_R4R5 
$Y=46.33 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
p L=0.24 
232 VDD 
W=0.60 $X=62.65 
W=0.60 $X=63.69 
W=0.60 $X=64.73 
W=0.60 $X=66.77 
W=0.60 $X=67.81 
W=0.60 $X=68.85 
W=0.60 $X=70.69 
W=0.60 $X=71. 73 
W=0.60 $X=72.77 
W=0.60 $X=74.81 
W=0.60 $X=75.85 
W=0.60 $X=76.89 
p L=0.24 W=0.60 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$Y=46.33 
$X=79.27 
211 
M638 R1_DATAOUT C_LOADR1R2_R4R5 220 VDD P L=0.24 W=0.60 $X=81.31 
* $Y=46.33 
M639 S_OUT 232 220 VDD P L=0.24 W=0.60 $X=82.35 $Y=46.33 
M640 FROM_ABDVE C_LR 235 VDD P L=0.24 W=0.60 $X=9.13 $Y=46.61 
M641 VDD ZID_OUT 324 VDD P L=0.24 W=0.60 $X=14.90 $Y=46.91 
M642 233 236 324 VDD P L=0.24 W=0.60 $X=14.90 $Y=47.51 
M643 FROM_BELDW 231 235 VDD P L=0.24 W=0.60 $X=9.13 $Y=47.65 
M644 DO D1 236 VDD P L=0.24 W=0.60 $X=14.90 $Y=49.55 
M645 84 250 235 VDD P L=0.24 W=0.60 $X=9.13 $Y=49.69 
M646 S_OUT 251 94 VDD P L=0.24 W=0.60 $X=80.42 $Y=49.88 
M647 D1 DO 236 VDD P L=0.24 W=0.60 $X=14.90 $Y=50.59 
M648 
M649 
84 C_RC 227 VDD P L=0.24 W=0.60 $X=9.13 
A_IN 95 94 VDD P L=0.24 W=0.60 $X=80.42 
$Y=50.73 
$Y=50.92 
M650 VDD R3_DATA_OUT 249 VDD P L=0.24 W=0.60 $X=58.12 $Y=50.97 
M651 VDD G_ENABLE 249 VDD P L=0.24 W=0.60 $X=59.16 $Y=50.97 
M652 R3_DATA_OUT 253 VDD VDD P L=0.24 W=0.60 $X=60.20 $Y=50.97 
M653 VDD 244 243 VDD P L=0.24 W=0.60 $X=62.24 $Y=50.97 
M654 VDD 254 244 VDD P L=0.24 W=0.60 $X=63.28 $Y=50.97 
M655 VDD G_ENABLE 244 VDD P L=0.24 W=0.60 $X=64.32 $Y=50.97 
M656 VDD C_IN 245 VDD P L=0.24 W=0.60 $X=66.36 $Y=50.97 
M657 S_OUT 240 245 VDD P L=0.24 W=0.60 $X=67.40 $Y=50.97 
M658 C_IN 247 S_OUT VDD P L=0.24 W=0.60 $X=68.44 $Y=50.97 
M659 C_IN 240 C_OUT VDD P L=0.24 W=0.60 $X=69.48 $Y=50.97 
M660 C_OUT 247 246 VDD P L=0.24 W=0.60 $X=70.52 $Y=50.97 
M661 VDD 247 240 VDD P L=0.24 W=0.60 $X=72.56 $Y=50.97 
M662 A_IN 246 247 VDD P L=0.24 W=0.60 $X=74.60 $Y=50.97 
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M663 246 A_IN 247 VDD P L=0.24 W=0.60 $X=75.64 $Y=50.97 
M664 VDD A_IN 248 VDD P L=0.24 W=0.60 $X=77.68 $Y=50.97 
M665 VDD DO 237 VDD P L=0.24 W=0.60 $X=14.90 $Y=52.63 
M666 VDD C_LR 239 VDD P L=0.24 W=0.60 $X=21.45 $Y=52.76 
M667 234 C_LR 238 VDD P L=0.24 W=0.60 $X=23.49 $Y=52.76 
M668 C_LR 238 234 VDD P L=0.24 W=0.60 $X=24.53 $Y=52.76 
M669 VDD C_RC 241 VDD P L=0.24 W=0.60 $X=26.99 $Y=52.76 
212 
M670 HP_COL_IN C_RC 238 VDD P L=0.24 W=0.60 $X=29.03 $Y=52.76 
M671 HP_ROW_IN 241 238 VDD P L=0.24 W=0.60 $X=30.07 $Y=52.76 
M672 242 238 325 VDD P L=0.24 W=0.60 $X=32.55 $Y=52.76 
M673 VDD C_ENR1R2 325 VDD P L=0.24 W=0.60 $X=33.15 $Y=52.76 
M674 VDD 242 326 VDD P L=0.24 W=0.60 $X=34.19 $Y=52.76 
M675 95 C_CYCLERO 326 VDD P L=0.24 W=0.60 $X=34.79 $Y=52.76 
M676 VDD C_RC 250 VDD P L=0.24 W=0.60 $X=9.13 $Y=52.77 
M677 VDD 95 251 VDD P L=0.24 W=0.60 $X=80.42 $Y=52.96 
M678 B_IN 260 230 VDD P L=0.24 W=0.60 $X=53.84 $Y=53.49 
M679 B_IN C_ENR1R2 84 VDD P L=0.24 W=0.60 $X=53.84 $Y=54.53 
M680 G_ENABLE HP_COL_IN HP_COL_OUT VDD P L=0.24 W=0.60 $X=26.39 
* $Y=54.97 
M681 HP_COL_OUT G_ENABLE HP_COL_IN VDD P L=0.24 W=0.60 $X=27.43 
* $Y=54.97 
M682 VDD G_ENABLE 258 VDD P L=0.24 W=0.60 $X=29.47 $Y=54.97 
M683 HP_ROW_IN G_ENABLE HP_ROW_OUT VDD P L=0.24 W=0.60 $X=31.51 
* $Y=54.97 
M684 G_ENABLE HP_ROW_IN HP_ROW_OUT VDD P L=0.24 W=0.60 $X=32.55 
* $Y=54.97 
M685 R3_CLK_BAR R3_CLK VDD VDD P L=0.24 W=2.40 $X=38.68 
* $Y=55.83 
M686 R3_CLK 256 VDD VDD P L=0.24 W=2.40 $X=40.72 $Y=55.83 
M687 VDD G_CLK 256 VDD P L=0.24 W=0.60 $X=41.82 $Y=55.83 
M688 VDD 255 256 VDD P L=0.24 W=0.60 $X=42.86 $Y=55.83 
M689 VDD 234 99 VDD P L=0.24 W=0.60 $X=43.90 $Y=55.83 
M690 VDD C_ENRO_BAR 99 VDD P L=0.24 W=0.60 $X=44.94 $Y=55.83 
M691 VDD 99 252 VDD P L=0.24 W=0.60 $X=45.98 $Y=55.83 
M692 VDD G_ENABLE 252 VDD P L=0.24 W=0.60 $X=47.06 $Y=55.83 
M693 VDD 252 327 VDD P L=0.24 W=0.60 $X=48.10 $Y=55.83 
M694 255 C_SYMIO 327 VDD P L=0.24 W=0.60 $X=48.70 $Y=55.83 
M695 249 R3_CLK 253 VDD P L=0.24 W=0.60 $X=60.16 $Y=56.11 
M696 244 R3_CLK_BAR 253 VDD P L=0.24 W=0.60 $X=61.20 $Y=56.11 
M697 243 R3_CLK_BAR 254 VDD P L=0.24 W=0.60 $X=63.28 $Y=56.11 
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M698 C_OUT R3_CLK 254 VDD P L=0.24 W=0.60 $X=64.32 $Y=56.11 
M699 VDD C_ENR1R2 260 VDD P L=0.24 W=0.60 $X=53.84 $Y=56.57 
M700 C_IN 259 VDD VDD P L=0.24 W=0.60 $X=67.28 $Y=56.91 
213 
M701 VDD R3_DATA_OUT 328 VDD P L=0.24 W=0.60 $X=68.32 $Y=56.91 
M702 259 C_ADDC 328 VDD P L=0.24 W=0.60 $X=68.92 $Y=56.91 
M703 C_SUB B_IN 246 VDD P L=0.24 W=0.60 $X=72.43 $Y=57.33 
M704 B_IN C_SUB 246 VDD P L=0.24 W=0.60 $X=73.47 $Y=57.33 
M705 VDD C_SUB 257 VDD P L=0.24 W=0.60 $X=75.51 $Y=57.33 
M706 84 261 REG_IN VDD P L=0.24 W=0.60 $X=9.05 $Y=57.71 
M707 94 C_LOADRO REG_IN VDD P L=0.24 W=0.60 $X=10.09 $Y=57.71 
M708 VDD C_LOADRO 261 VDD P L=0.24 W=0.60 $X=12.13 $Y=57.71 
M709 DO 262 A_IN VDD P L=0.24 W=0.60 $X=79.18 $Y=57.91 
M710 D-1 C_LOADRO A_IN VDD P L=0.24 W=0.60 $X=80.22 $Y=57.91 
M711 VDD C_LOADRO 262 VDD P L=0.24 W=0.60 $X=82.26 $Y=57.91 
M712 CLK_REG C_HLDMSB 329 VDD P L=0.24 W=0.60 $X=10.53 $Y=60.53 
M713 VDD R3_CLK_BAR 329 VDD P L=0.24 W=0.60 $X=11.13 $Y=60.53 
M714 VDD VDD 263 VDD P L=0.24 W=0.60 $X=12.29 $Y=60.53 
M715 VDD 290 263 VDD P L=0.24 W=0.60 $X=13.33 $Y=60.53 
M716 VDD 263 264 VDD P L=0.24 W=0.60 $X=14.37 $Y=60.53 
M717 
M718 
M719 
M720 
M721 
M722 
M723 
M724 
M725 
M726 
M727 
M728 
M729 
M730 
M731 
M732 
M733 
M734 
M735 
M736 
M737 
07 291 VDD VDD P L=0.24 W=0.60 $X=16.41 
VDD VDD 281 VDD P L=0.24 W=0.60 $X=17.45 
VDD 07 281 VDD P L=0.24 W=0.60 $X=18.49 
VDD VDD 265 VDD P L=0.24 W=0.60 $X=20.33 
VDD 292 265 VDD P L=0.24 W=0.60 $X=21.37 
VDD 265 266 VDD P L=0.24 W=0.60 $X=22.41 
06 293 VDD VDD P L=0.24 W=0.60 $X=24.45 
VDD VDD 282 VDD P L=0.24 W=0.60 $X=25.49 
VDD 06 282 VDD P L=0.24 W=0.60 $X=26.53 
VDD VDD 267 VDD P L=0.24 W=0.60 $X=28.37 
VDD 294 267 VDD P L=0.24 W=0.60 $X=29.41 
VDD 267 268 VDD P L=0.24 W=0.60 $X=30.45 
05 295 VDD VDD P L=0.24 W=0.60 $X=32.49 
VDD VDD 283 VDD P L=0.24 W=0.60 $X=33.53 
VDD 05 283 VDD P L=0.24 W=0.60 $X=34.57 
VDD VDD 269 VDD P L=0.24 W=0.60 $X=36.41 
VDD 296 269 VDD P L=0.24 W=0.60 $X=37.45 
VDD 269 270 VDD P L=0.24 W=0.60 $X=38.49 
04 297 VDD VDD P L=0.24 W=0.60 $X=40.53 
VDD VDD 284 VDD P L=0.24 W=0.60 $X=41.57 
VDD 04 284 VDD P L=0.24 W=0.60 $X=42.61 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
Appendix A. Appendix 
M738 
M739 
M740 
M741 
M742 
M743 
M744 
M745 
M746 
M747 
M748 
M749 
M750 
M751 
M752 
M753 
M754 
M755 
M756 
M757 
M758 
M759 
M760 
M761 
M762 
M763 
M764 
M765 
M766 
VDD VDD 271 VDD p L=0.24 W=0.60 $X=44.45 
VDD 298 271 VDD p L=0.24 W=0.60 $X=45.49 
VDD 271 272 VDD p L=0.24 W=0.60 $X=46.53 
D3 299 VDD VDD p L=0.24 W=0.60 $X=48.57 
VDD VDD 285 VDD P L=0.24 W=0.60 $X=49.61 
VDD D3 285 VDD P L=0.24 W=0.60 $X=50.65 
VDD VDD 273 VDD P L=0.24 W=0.60 $X=52.49 
VDD 300 273 VDD P L=0.24 W=0.60 $X=53.53 
VDD 273 274 VDD P L=0.24 W=0.60 $X=54.57 
D2 301 VDD VDD P L=0.24 W=0.60 $X=56.61 
VDD VDD 286 VDD P L=0.24 W=0.60 $X=57.65 
VDD D2 286 VDD P L=0.24 W=0.60 $X=58.69 
VDD VDD 275 VDD P L=0.24 W=0.60 $X=60.53 
VDD 302 275 VDD P L=0.24 W=0.60 $X=61.57 
VDD 275 276 VDD P L=0.24 W=0.60 $X=62.61 
D1 303 VDD VDD P L=0.24 W=0.60 $X=64.65 
VDD VDD 287 VDD P L=0.24 W=0.60 $X=65.69 
VDD D1 287 VDD P L=0.24 W=0.60 $X=66.73 
VDD VDD 277 VDD P L=0.24 W=0.60 $X=68.57 
VDD 304 277 VDD P L=0.24 W=0.60 $X=69.61 
VDD 277 278 VDD P L=0.24 W=0.60 $X=70.65 
DO 305 VDD VDD P L=0.24 W=0.60 $X=72.69 
VDD VDD 288 VDD P L=0.24 W=0.60 $X=73.73 
VDD DO 288 VDD P L=0.24 W=0.60 $X=74.77 
VDD 99 279 VDD P L=0.24 W=0.60 $X=76.61 
VDD 306 279 VDD P L=0.24 W=0.60 $X=77.65 
VDD 279 280 VDD P L=0.24 W=0.60 $X=78.69 
D-1 307 VDD VDD P L=0.24 W=0.60 $X=80.73 
VDD 99 289 VDD P L=0.24 W=0.60 $X=81.77 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
$Y=60.53 
M767 VDD D-1 289 VDD P L=0.24 W=0.60 $X=82.81 $Y=60.53 
214 
M768 REG_IN CLK_REG 290 VDD P L=0.24 W=0.60 $X=12.29 $Y=65.67 
M769 264 CLK_REG_BAR 290 VDD P L=0.24 W=0.60 $X=13.33 $Y=65.67 
M770 263 CLK_REG_BAR 291 VDD P L=0.24 W=0.60 $X=15.41 $Y=65.67 
M771 281 CLK_REG 291 VDD P L=0.24 W=0.60 $X=16.45 $Y=65.67 
M772 D7 R3_CLK 292 VDD P L=0.24 W=0.60 $X=20.33 $Y=65.67 
M773 266 R3_CLK_BAR 292 VDD P L=0.24 W=0.60 $X=21.37 $Y=65.67 
M774 265 R3_CLK_BAR 293 VDD P L=0.24 W=0.60 $X=23.45 $Y=65.67 
M775 282 R3_CLK 293 VDD P L=0.24 W=0.60 $X=24.49 $Y=65.67 
M776 D6 R3_CLK 294 VDD P L=0.24 W=0.60 $X=28.37 $Y=65.67 
M777 268 R3_CLK_BAR 294 VDD P L=0.24 W=0.60 $X=29.41 $Y=65.67 
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M778 267 R3_CLK_BAR 295 VDD P L=0.24 W=0.60 $X=31.49 $Y=65.67 
M779 283 R3_CLK 295 VDD P L=0.24 W=0.60 $X=32.53 $Y=65.67 
M780 D5 R3_CLK 296 VDD P L=0.24 W=0.60 $X=36.41 $Y=65.67 
M781 270 R3_CLK_BAR 296 VDD P L=0.24 W=0.60 $X=37.45 $Y=65.67 
M782 269 R3_CLK_BAR 297 VDD P L=0.24 W=0.60 $X=39.53 $Y=65.67 
M783 284 R3_CLK 297 VDD P L=0.24 W=0.60 $X=40.57 $Y=65.67 
M784 D4 R3_CLK 298 VDD P L=0.24 W=0.60 $X=44.45 $Y=65.67 
M785 272 R3_CLK_BAR 298 VDD P L=0.24 W=0.60 $X=45.49 $Y=65.67 
M786 271 R3_CLK_BAR 299 VDD P L=0.24 W=0.60 $X=47.57 $Y=65.67 
M787 285 R3_CLK 299 VDD P L=0.24 W=0.60 $X=48.61 $Y=65.67 
M788 D3 R3_CLK 300 VDD P L=0.24 W=0.60 $X=52.49 $Y=65.67 
M789 274 R3_CLK_BAR 300 VDD P L=0.24 W=0.60 $X=53.53 $Y=65.67 
M790 273 R3_CLK_BAR 301 VDD P L=0.24 W=0.60 $X=55.61 $Y=65.67 
M791 286 R3_CLK 301 VDD P L=0.24 W=0.60 $X=56.65 $Y=65.67 
M792 D2 R3_CLK 302 VDD P L=0.24 W=0.60 $X=60.53 $Y=65.67 
M793 276 R3_CLK_BAR 302 VDD P L=0.24 W=0.60 $X=61.57 $Y=65.67 
M794 275 R3_CLK_BAR 303 VDD P L=0.24 W=0.60 $X=63.65 $Y=65.67 
M795 287 R3_CLK 303 VDD P L=0.24 W=0.60 $X=64.69 $Y=65.67 
D1 R3_CLK 304 VDD P L=0.24 W=0.60 $X=68.57 $Y=65.67 M796 
M797 278 R3_CLK_BAR 304 VDD P L=0.24 W=0.60 $X=69.61 $Y=65.67 
M798 277 R3_CLK_BAR 305 VDD P L=0.24 W=0.60 $X=71.69 $Y=65.67 
M799 288 R3_CLK 305 VDD P L=0.24 W=0.60 $X=72.73 $Y=65.67 
M800 DO R3_CLK 306 VDD P L=0.24 W=0.60 $X=76.61 $Y=65.67 
M801 280 R3_CLK_BAR 306 VDD P L=0.24 W=0.60 $X=77.65 $Y=65.67 
M802 279 R3_CLK_BAR 307 VDD P L=0.24 W=0.60 $X=79.73 $Y=65.67 
M803 289 R3_CLK 307 VDD P L=0.24 W=0.60 $X=80.77 $Y=65.67 
M804 VDD CLK_REG CLK_REG_BAR VDD P L=0.24 W=0.60 $X=9.57 
* $Y=66.05 
* 
*-----TOTAL# OF MOS TRANSISTORS FOUND 
·-----
* 
****** 
COMMENTED 
****** RESISTORS PARAMETERS FROM 7RESXNET 
****** 
* 
* 
* 
•-----TOTAL# OF RESISTORS FOUND 
·----- COMMENTED 
0 
0 
804 
0 
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* 
****** 
****** CAPACITORS PARAMETERS FROM 7CAPXMER 
****** 
* 
* 
CC2 R1R2_EN GND 7.20358E-15 
CC3 R1_DATAOUT GND 3.23717E-14 
CC4 R2_EN_BAR GND 2.64222E-14 
CC5 R1R2_CLK_BAR GND 2.75864E-14 
CC6 C_ENR1R2 GND 5.74095E-14 
CC7 RLEN_BAR GND 2.18434E-14 
CCB R3_DATA_OUT GND 1.70556E-14 
CC9 G_ENABLE GND 8.64003E-14 
CC10 C_IN GND 1.12804E-14 
CC11 C_OUT GND 1.35085E-14 
CC12 B_IN GND 1. 74096E-14 
CC13 R3_CLK_BAR GND 7.29529E-14 
CC14 R3_CLK GND 6.34196E-14 
CC15 D-1 GND 9.53239E-15 
CC16 D3 GND 9.29934E-15 
CC17 DO GND 4.35533E-14 
CC18 D2 GND 7.83899E-15 
CC19 D1 GND 3.31975E-14 
CC20 D7 GND 7.67678E-15 
CC21 D6 GND 7.62528E-15 
CC22 D5 GND 9.36287E-15 
CC23 D4 GND 8.32832E-15 
CC25 V_ENABLE GND 2.43167E-14 
CC28 DATA_OUT GND 5.53193E-14 
CC29 C_LR GND 2.44218E-14 
CC30 C_RC GND 1.40029E-14 
CC31 FROM_ABOVE GND 6.20384E-15 
CC35 H_ENABLE GND 2.43876E-14 
CC36 C_FZTR GND 4.99541E-14 
CC37 C_SYMIO GND 7.76709E-14 
CC41 ZTE_CIN GND 2.44488E-14 
CC42 ZTE_PSIN GND 3.67799E-14 
CC43 ZTE_PSOUT GND 2.62106E-14 
CC44 ZTE_SIN GND 2.40245E-14 
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CC45 ZTE_SOUT GND 2.83758E-14 
CC46 C_STRMOUT GND 3.44933E-14 
CC47 G_CLK GND 6.20195E-14 
CC48 FROM_LEFT GND 7.62501E-15 
CC49 FROM_RIGHT GND 2.98151E-14 
CC50 FROM_BELOW GND 4.01172E-14 
CC51 C_CYCLERO GND 3.99902E-14 
CC52 S_OUT GND 1.47040E-14 
CC53 HP_COL_OUT GND 2.82110E-14 
CC54 HP_COL_IN GND 2.11152E-14 
CC55 HP_ROW_IN GND 1.31779E-14 
CC56 HP_ROW_OUT GND 2.15204E-14 
CC57 C_ADDC GND 3.78609E-14 
CC58 C_ENRO_BAR GND 8.26569E-15 
CC60 84 GND 4.15795E-14 
CC61 A_IN GND 3.51173E-14 
CC62 86 GND 1.22152E-14 
CC63 87 GND 1.43123E-14 
CC64 88 GND 7.06586E-15 
CC65 89 GND 1.49653E-14 
CC66 90 GND 2.76639E-14 
CC67 ZID_OUT GND 1.29930E-14 
CC68 92 GND 2.68324E-14 
CC69 93 GND 5.15536E-15 
CC70 94 GND 2.77323E-14 
CC71 95 GND 2.32049E-14 
CC72 C_LOADRO GND 2.80557E-14 
CC73 C_SUB GND 1.15881E-14 
CC74 REG_IN GND 7.45662E-15 
CC75 99 GND 1.76556E-14 
CC76 C_HLDMSB GND 1.20728E-14 
CC77 CLK_REG_BAR GND 1.13416E-14 
CC78 CLK_REG GND 1.26561E-14 
CC83 C_LOADR1R2_R4R5 GND 4.01077E-14 
CC84 108 GND 1.56260E-14 
CC85 109 GND 1.04618E-14 
CC86 110 GND 5.51020E-15 
CC87 111 GND 3.11221E-15 
CC88 112 GND 7.66774E-15 
CC89 113 GND 2.71545E-15 
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CC90 114 GND 2.09983E-15 
CC91 115 GND 2.36185E-15 
CC92 116 GND 4.18608E-15 
CC93 117 GND 2.24886E-15 
CC94 118 GND 2.34540E-15 
CC95 119 GND 2.12184E-15 
CC96 120 GND 2.36107E-15 
CC97 121 GND 4.36032E-15 
CC98 122 GND 2.46341E-15 
CC99 123 GND 2.25034E-15 
CC100 124 GND 2.12909E-15 
CC101 125 GND 2.33283E-15 
CC102 126 GND 4.56550E-15 
CC103 127 GND 2.17320E-15 
CC104 128 GND 3.07432E-15 
CC105 129 GND 3.46574E-15 
CC106 130 GND 2.69239E-15 
CC107 131 GND 2. 66211E-15 
CC108 132 GND 4.76628E-15 
CC109 133 GND 8.06185E-15 
CC110 134 GND 3.66083E-15 
CC111 135 GND 3.03108E-15 
CC112 136 GND 5.36513E-15 
CC113 137 GND 2.36653E-15 
CC114 138 GND 2.40143E-15 
CC115 139 GND 3.01896E-15 
CC116 140 GND 2.01766E-15 
CC117 141 GND 3.38225E-15 
CC118 142 GND 2.81291E-15 
CC119 143 GND 3.77723E-15 
CC120 144 GND 2.54536E-15 
CC121 145 GND 3.09566E-15 
CC122 146 GND 3.62183E-15 
CC123 147 GND 1. 85733E-15 
CC124 148 GND 3.04126E-15 
CC125 149 GND 4.32469E-15 
CC126 150 GND 4.45245E-15 
CC127 151 GND 4.46602E-15 
CC128 152 GND 4.37919E-15 
CC129 153 GND 4.40843E-15 
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CC130 154 GND 2.49977E-15 
CC131 155 GND 4.09119E-15 
CC132 156 GND 2.53799E-15 
CC133 157 GND 4.29283E-15 
CC134 158 GND 2.46662E-15 
CC135 159 GND 4.24316E-15 
CC136 160 GND 2.22233E-15 
CC137 161 GND 3.96524E-15 
CC138 162 GND 1.74900E-15 
CC139 163 GND 3.16152E-15 
CC140 164 GND 2. 21173E-15 
CC141 165 GND 4.07549E-15 
CC142 166 GND 3.45033E-15 
CC143 167 GND 2.75480E-15 
CC144 168 GND 2.63172E-15 
CC145 169 GND 2.73975E-15 
CC146 170 GND 2.63642E-15 
CC147 171 GND 2. 64113E-15 
CC148 172 GND 2.64803E-15 
CC149 173 GND 2.18660E-15 
CC150 174 GND 2.04902E-15 
CC151 175 GND 2.19439E-15 
CC152 176 GND 1.88923E-15 
CC153 177 GND 2.23705E-15 
CC154 178 GND 2.04902E-15 
CC155 179 GND 2.15359E-15 
CC156 180 GND 2.04902E-15 
CC157 181 GND 2.11713E-15 
CC158 182 GND 2.04902E-15 
CC159 183 GND 2.15359E-15 
CC160 184 GND 2.04635E-15 
CC161 185 GND 2 .13114E-15 
CC162 186 GND 3.02380E-14 
CC163 187 GND 3.77757E-14 
CC164 188 GND 3.32927E-15 
CC165 189 GND 3.27624E-14 
CC166 190 GND 2.95171E-14 
CC167 191 GND 2.18863E-15 
CC168 192 GND 4.21426E-15 
CC169 193 GND 2.18569E-15 
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CC170 194 GND 1.99627E-15 
CC171 195 GND 4.20420E-15 
CC172 196 GND 2.14734E-15 
CC173 197 GND 4.36417E-15 
CC174 198 GND 2.53963E-15 
CC175 199 GND 1.99627E-15 
CC176 200 GND 4.99823E-15 
CC177 201 GND 2.25230E-15 
CC178 202 GND 4.37043E-15 
CC179 203 GND 2.44506E-15 
CC180 204 GND 1. 99627E-15 
CC181 205 GND 4.71462E-15 
CC182 206 GND 2.12895E-15 
CC183 207 GND 4.23098E-15 
CC184 208 GND 2.24643E-15 
CC185 209 GND 1.99964E-15 
CC186 210 GND 4.23052E-15 
CC187 211 GND 2.13725E-15 
CC188 212 GND 4.26397E-15 
CC189 213 GND 2.25273E-15 
CC190 214 GND 1.99964E-15 
CC191 215 GND 4.20067E-15 
CC192 216 GND 2.13725E-15 
CC193 217 GND 4.26322E-15 
CC194 218 GND 2.24213E-15 
CC195 219 GND 1.99696E-15 
CC196 220 GND 3.43262E-15 
CC197 221 GND 2.36152E-15 
CC198 222 GND 2.36158E-15 
CC199 223 GND 2.83514E-15 
CC200 224 GND 2 .41866E-15 
CC201 225 GND 2.43015E-15 
CC202 226 GND 2.42464E-15 
CC203 227 GND 6.01703E-15 
CC204 228 GND 2.44269E-15 
CC205 229 GND 2.12050E-15 
CC206 230 GND 1.11004E-14 
CC207 231 GND 4.38943E-15 
CC208 232 GND 3.37068E-15 
CC209 233 GND 2.87500E-15 
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CC210 234 GND 1.02732E-14 
CC211 235 GND 2.90867E-15 
CC212 236 GND 2.79721E-15 
CC213 237 GND 2.92556E-15 
CC214 238 GND 7.74068E-15 
CC215 239 GND 2.78143E-15 
CC216 240 GND 4.58257E-15 
CC217 241 GND 2.74630E-15 
CC218 242 GND 2.72665E-15 
CC219 243 GND 2.03076E-15 
CC220 244 GND 4.06267E-15 
CC221 245 GND 1.05563E-15 
CC222 246 GND 6.19337E-15 
CC223 247 GND 5.52801E-15 
CC224 248 GND 2.75624E-15 
CC225 249 GND 2.80713E-15 
CC226 250 GND 3.03759E-15 
CC227 251 GND 2.23776E-15 
CC228 252 GND 2. 89511E-15 
CC229 253 GND 1.95298E-15 
CC230 254 GND 1.84702E-15 
CC231 255 GND 4.19897E-15 
CC232 256 GND 2.89447E-15 
CC233 257 GND 2.26832E-15 
CC234 258 GND 4.77577E-15 
CC235 259 GND 2.31687E-15 
CC236 260 GND 2.36836E-15 
CC237 261 GND 2.95167E-15 
CC238 262 GND 2.36544E-15 
CC239 263 GND 4.15043E-15 
CC240 264 GND 2.25913E-15 
CC241 265 GND 4.25361E-15 
CC242 266 GND 2.34934E-15 
CC243 267 GND 3.94074E-15 
CC244 268 GND 2.19670E-15 
CC245 269 GND 4.70690E-15 
CC246 270 GND 2.19670E-15 
CC247 271 GND 4.55148E-15 
CC248 272 GND 2.44245E-15 
CC249 273 GND 4.52682E-15 
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CC250 274 GND 2.32314E-15 
CC251 275 GND 4.33726E-15 
CC252 276 GND 2.31685E-15 
CC253 277 GND 4.22179E-15 
CC254 278 GND 2.36416E-15 
CC255 279 GND 3.98346E-15 
CC256 280 GND 2.18610E-15 
CC257 281 GND 2.55050E-15 
CC258 282 GND 2.62173E-15 
CC259 283 GND 2.41359E-15 
CC260 284 GND 2.65368E-15 
CC261 285 GND 2.80801E-15 
CC262 286 GND 2.54369E-15 
CC263 287 GND 2.44712E-15 
CC264 288 GND 2.41962E-15 
CC265 289 GND 2.88508E-15 
CC266 290 GND 2.07537E-15 
CC267 291 GND 2.23706E-15 
CC268 292 GND 2.17660E-15 
CC269 293 GND 2.40923E-15 
CC270 294 GND 2.00676E-15 
CC271 295 GND 2.15772E-15 
CC272 296 GND 2.01562E-15 
CC273 297 GND 2.15219E-15 
CC274 298 GND 2.15987E-15 
CC275 299 GND 2.36314E-15 
CC276 300 GND 2.07854E-15 
CC277 301 GND 2.27054E-15 
CC278 302 GND 1.94537E-15 
CC279 303 GND 2.17915E-15 
CC280 304 GND 2.10663E-15 
CC281 305 GND 2.19692E-15 
CC282 306 GND 2.00676E-15 
CC283 307 GND 2.30450E-15 
CC284 308 GND 6.16641E-17 
CC285 309 GND 7.18699E-17 
CC286 310 GND 9.52634E-17 
CC287 311 GND 1.08447E-16 
CC288 312 GND 5.56155E-17 
CC289 313 GND 1.22092E-16 
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CC250 274 GND 2.32314E-15 
CC251 275 GND 4.33726E-15 
CC252 276 GND 2.31685E-15 
CC253 277 GND 4.22179E-15 
CC254 278 GND 2.36416E-15 
CC255 279 GND 3.98346E-15 
CC256 280 GND 2.18610E-15 
CC257 281 GND 2.55050E-15 
CC258 282 GND 2.62173E-15 
CC259 283 GND 2 .41359E-15 
CC260 284 GND 2.65368E-15 
CC261 285 GND 2.80801E-15 
CC262 286 GND 2.54369E-15 
CC263 287 GND 2.44712E-15 
CC264 288 GND 2.41962E-15 
CC265 289 GND 2.88508E-15 
CC266 290 GND 2.07537E-15 
CC267 291 GND 2.23706E-15 
CC268 292 GND 2.17660E-15 
CC269 293 GND 2.40923E-15 
CC270 294 GND 2.00676E-15 
CC271 295 GND 2.15772E-15 
CC272 296 GND 2.01562E-15 
CC273 297 GND 2.15219E-15 
CC274 298 GND 2.15987E-15 
CC275 299 GND 2.36314E-15 
CC276 300 GND 2.07854E-15 
CC277 301 GND 2.27054E-15 
CC278 302 GND 1.94537E-15 
CC279 303 GND 2.17915E-15 
CC280 304 GND 2.10663E-15 
CC281 305 GND 2.19692E-15 
CC282 306 GND 2.00676E-15 
CC283 307 GND 2.30450E-15 
CC284 308 GND 6.16641E-17 
CC285 309 GND 7.18699E-17 
CC286 310 GND 9.52634E-17 
CC287 311 GND 1.08447E-16 
CC288 312 GND 5.56155E-17 
CC289 313 GND 1.22092E-16 
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CC290 314 GND 4.98408E-17 
CC291 315 GND 1.01765E-16 
CC292 316 GND 1.84064E-16 
CC293 317 GND 7.89376E-17 
CC294 318 GND 1. 09753E-16 
CC295 319 GND 8.68470E-17 
CC296 320 GND 1.13176E-16 
CC297 321 GND 2.35980E-16 
CC298 322 GND 2.50778E-16 
CC299 323 GND 6.16641E-17 
CC300 324 GND 1.15155E-16 
CC301 325 GND 1.01972E-16 
CC302 326 GND 7.79477E-17 
CC303 327 GND 5.50570E-17 
CC304 328 GND 9.87143E-17 
CC305 329 GND 7.10050E-17 
CC306 330 GND 1.90294E-16 
CC307 331 GND 2.22128E-16 
CC308 332 GND 5.56155E-17 
CC309 333 GND 5.56155E-17 
CC310 334 GND 5.56155E-17 
CC311 335 GND 1. 33796E-16 
CC312 336 GND 5.56155E-17 
CC313 337 GND 1.01617E-16 
CC314 338 GND 1.00914E-16 
CC315 339 GND 1.32253E-16 
CC316 340 GND 8.73701E-17 
CC317 341 GND 1.05945E-16 
CC318 342 GND 1.31098E-16 
CC319 343 GND 5.56155E-17 
CC320 344 GND 1.38633E-16 
CC321 345 GND 4.71334E-17 
CC322 346 GND 1.31098E-16 
CC323 347 GND 5.56155E-17 
CC324 348 GND 1.38633E-16 
CC325 349 GND 5.56155E-17 
CC326 350 GND 1.38633E-16 
CC327 351 GND 5.56155E-17 
CC328 352 GND 1. 38633E-16 
CC329 353 GND 5.56155E-17 
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CC330 354 GND 5.74730E-17 
CC331 355 GND 8.89336E-17 
CC332 356 GND 1.25587E-16 
CC333 357 GND 8.04500E-17 
CC334 358 GND 1. 25587E-16 
CC335 359 GND 8.04500E-17 
CC336 360 GND 1.52780E-16 
CC337 361 GND 8.04500E-17 
CC338 362 GND 1.25587E-16 
CC339 363 GND 8.04500E-17 
CC340 364 GND 1.25587E-16 
CC341 365 GND 8.04500E-17 
CC342 366 GND 1.25587E-16 
CC343 367 GND 8.04500E-17 
CC344 368 GND 1.00416E-16 
CC345 369 GND 5.56155E-17 
CC346 370 GND 9.23341E-17 
CC347 371 GND 5.56155E-17 
CC348 372 GND 1. 20154E-16 
CC349 373 GND 8.04500E-17 
CC350 374 GND 1. 01617E-16 
CC351 375 GND 8.04500E-17 
CC352 376 GND 1. 01617E-16 
CC353 377 GND 8.04500E-17 
CC354 378 GND 1.01617E-16 
CC355 379 GND 8.04500E-17 
CC356 380 GND 1.15935E-16 
CC357 381 GND 7.25070E-17 
CC358 382 GND 1.14128E-16 
CC359 383 GND 8.04500E-17 
CC360 384 GND 1.01617E-16 
CC361 385 GND 4.29208E-17 
CC362 386 GND 8.65759E-17 
CC363 387 GND 8.04500E-17 
CC364 388 GND 1.01617E-16 
CC365 389 GND 8.04500E-17 
CC366 390 GND 1.52780E-16 
* 
*-----TOTAL# OF CAPS FOUND 366 
*----- COMMENTED 0 
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